

POWER OVER ETHERNET

**Power Sourcing Equipment
Parametric Test Suite
Version 2.5**

Technical Document



Last Updated: August 27, 2008 4:00PM

***University of New Hampshire
InterOperability Laboratory
Power over Ethernet Consortium***

***121 Technology Drive, Suite 2
Durham, NH 03824
Phone: (603) 862-0090
Fax: (603) 862-4181***

<http://www.ioi.unh.edu/consortiums/poe/>

© 2008 University of New Hampshire InterOperability Laboratory

TABLE OF CONTENTS

TABLE OF CONTENTS	1
MODIFICATION RECORD	2
ACKNOWLEDGEMENTS	3
INTRODUCTION	4
GROUP 1: DETECTION CHARACTERISTICS	6
33.1.1: VALID PSE PINOUT	7
33.1.2: OPEN CIRCUIT VOLTAGE	8
33.1.3: DETECTION CIRCUIT	9
33.1.4: BACKDRIVEN CURRENT	11
33.1.5: DETECTOR CIRCUIT OUTPUT CURRENT	12
33.1.6: DETECTOR CIRCUIT OUTPUT VOLTAGE	13
33.1.7: PD DETECTION TIMING	14
33.1.8: PD SIGNATURE DETECTION LIMITS	15
33.1.9: PHYSICAL LAYER CLASSIFICATION.....	17
33.1.10: PHYSICAL LAYER CLASSIFICATION TIMING.....	19
33.1.11: ALLOWED CLASSIFICATION PERMUTATIONS	20
33.1.12: NEW DETECTION CYCLE.....	21
33.1.13: ALTERNATIVE B BACKOFF CYCLE	22
GROUP 2: POWER FEED CHARACTERISTICS	23
33.2.1: POWER FEED RIPPLE AND NOISE	24
33.2.2: LOAD REGULATION	25
33.2.3: VOLTAGE TRANSIENTS	26
33.2.4: POWER TURN ON TIMING	27
33.2.5: APPLY POWER	28
33.2.6: CURRENT UNBALANCE	29
GROUP 3: ERROR DETECTION AND POWER REMOVAL	30
33.3.1: OVERLOAD CURRENT DETECTION RANGE	31
33.3.2: OVERLOAD TIME LIMIT	32
33.3.3: OUTPUT CURRENT AT SHORT CIRCUIT CONDITION.....	33
33.3.4: OUTPUT CURRENT IN STARTUP MODE.....	35
33.3.5: ERROR DELAY TIMING	37
33.3.6: RANGE OF TMPDO TIMER.....	38
33.3.7: PD MPS DROPOUT CURRENT LIMITS (I_{MIN} MEASUREMENT)	39
33.3.8 : PD MPS TIME FOR VALIDITY.....	40
33.3.9: AC MPS SIGNAL PARAMETERS.....	41
33.3.10: AC DISCONNECT DETECTION VOLTAGES	43
33.3.11: AC MPS SIGNATURE	45

*The University of New Hampshire
InterOperability Laboratory*

33.3.12: TURN OFF TIME LIMITS	47
GROUP 4: PSE TRANSMITTER AND RECEIVER CHARACTERISTICS.....	48
33.4.1: MIDSPAN PSE RETURN LOSS	49
33.4.2: MIDSPAN PSE INSERTION LOSS.....	51
33.4.3: MIDSPAN PSE NEAR-END CROSS-TALK (NEXT)	52
33.4.4: PSE IMPEDANCE BALANCE	53
33.4.5: PSE COMMON MODE OUTPUT VOLTAGE	55
GROUP 5: DATA LINK LAYER CLASSIFICATION TESTS	57
33.5.1: DTE POWER VIA MDI CLASSIFICATION TYPE, LENGTH, VALUE (TLV) FIELD	58
33.5.2: DATA LINK LAYER CLASSIFICATION TIMING REQUIREMENTS	60

MODIFICATION RECORD

January 10, 2003	-Version 1.0 Jeff Lepak
March 3, 2003	-Version 1.1 Veena Venugopal
April 16, 2003	-Version 1.2 Veena Venugopal
July 23, 2003	-Version 1.3 Veena Venugopal
July 31, 2003	-Version 1.4 Veena Venugopal
August 14, 2003	-Version 1.5 Veena Venugopal
August 26, 2003	-Version 1.6 Veena Venugopal
October 6, 2003	-Version 1.7 Veena Venugopal
September 9, 2004	-Version 1.8 David Schwarzenberg
January 5, 2006	-Version 2.0 David Schwarzenberg
January 27, 2006	-Version 2.1 Zachary Clifton
June 23, 2006	-Version 2.2 Zachary Clifton
June 27, 2007	-Version 2.3 David Schwarzenberg
July 2, 2008	-Version 2.4 Gerard Nadeau, David Schwarzenberg, Zachary Clifton
August 27, 2008	-Version 2.5 Zachary Clifton

ACKNOWLEDGEMENTS

The University of New Hampshire would like to acknowledge the efforts of the following individuals in the development of this test suite.

Nathan Bourgoine	University of New Hampshire
Zachary Clifton	University of New Hampshire
Jeremy Kent	University of New Hampshire
Jeff Lapak	University of New Hampshire
Sean LaPierre	University of New Hampshire
Gerard Nadeau	University of New Hampshire
David Schwarzenberg	University of New Hampshire
Veena Venugopal	University of New Hampshire

INTRODUCTION

Overview

The University of New Hampshire's InterOperability Laboratory (IOL) is an institution designed to improve the interoperability of standards based products by providing an environment where a product can be tested against other implementations of a standard. This suite of tests has been developed to help implementers identify problems related to the functional and electrical characteristics of the Power Sourcing Equipment defined in the IEEE *Draft*P802.3at™/D3.0 standard.

Note: Successful completion of all tests contained in this suite does not guarantee that the tested device will operate with other compliant devices. However, combined with satisfactory operation in the IOL's interoperability test bed, these tests provide a reasonable level of confidence that the Device Under Test (DUT) will function well in most IEEE *Draft* P802.3at™/D3.0 environments.

The tests contained in this document are organized in such a manner as to simplify the identification of information related to a test, and to facilitate in the actual testing process. Tests are organized into groups, primarily in order to reduce setup time in the lab environment. However the different groups typically tend to focus on specific aspects of device functionality. A three-part numbering system is used to organize the tests, where the first number indicates the clause of the IEEE 802.3 standard on which the test suite is based. The second and third numbers indicate the test's group number and test number within that group, respectively. This format allows for the addition of future tests to the appropriate groups without requiring the renumbering of the subsequent tests.

The test definitions themselves are intended to provide a high-level description of the motivation, resources, procedures, and methodologies pertinent to each test. Specifically, each test description consists of the following sections:

Purpose

The purpose is a brief statement outlining what the test attempts to achieve. The test is written at the functional level.

References

This section specifies source material *external* to the test suite, including specific sub-clauses pertinent to the test definition, or any other references that might be helpful in understanding the test methodology and/or test results. External sources are always referenced by number when mentioned in the test description. Any other references not specified by number are stated with respect to the test suite document itself.

Resource Requirements

The requirements section specifies the test hardware and/or software needed to perform the test. This is generally expressed in terms of minimum requirements, however in some cases specific equipment manufacturer/model information may be provided.

Last Modification

This specifies the date of the last modification to this test.

Discussion

The discussion covers the assumptions made in the design or implementation of the test as well as known limitations. Other items specific to the test are covered here.

Test Setup

The setup section describes the configuration of the test environment. Small changes in the configuration should be included in the test procedure.

Procedure

The procedure section of the test description contains the step-by-step instructions for carrying out the test. It provides a cookbook approach to testing, and may be interspersed with observable results.

Observable Results

The observable results section lists specific items that can be examined by the tester to verify that the DUT is operating properly. When multiple values are possible for an observable result, this section provides a short discussion on how to interpret them. The determination of a pass or fail for a certain test is often based on the successful (or unsuccessful) detection of a certain observable result.

Possible Problems

This section contains a description of known issues with the test procedure, which may affect test results in certain situations.

Group 1: Detection Characteristics

Scope: This group of tests verifies the electrical and functional characteristics during the detection mode of Power Sourcing Equipment.

Overview: These tests are designed to identify problems with IEEE *DraftP802.3at*TM/D3.1 Clause 33 compliant devices. Specifically, the problems related to the functional and electrical characteristics of Power Sourcing Equipment's detection sequence.

33.1.1: Valid PSE Pinout

Purpose: To verify that pinout of the Power Sourcing Equipment is valid.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.1, Figures 33–4, 33–5, 33–6, 33–7, Table 33–2.
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Items PSE1, PSE21

Resource Requirements:

- Oscilloscope

Last Modification: May 13, 2008

Discussion: A PSE can be located with or on a link segment that is separate from the DTE/Repeater; these two locations are known as Endpoint PSE and Midspan PSE respectively. Regardless of the PSE location, detection and power can be applied with either Alternative A or Alternative B pinouts. These pinouts are defined in the Table 33–2, reprinted below.

Conductor	Alternative A (MDI-X)	Alternative A (MDI)	Alternative B (All)
1	Negative VPort	Positive VPort	
2	Negative VPort	Positive VPort	
3	Positive VPort	Negative VPort	
4			Positive VPort
5			Positive VPort
6	Positive VPort	Negative VPort	
7			Negative VPort
8			Negative VPort

Table 33–2 – PSE pinout alternatives

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Determine the Location of the PSE, Endpoint or Midspan.
2. Connect the PD simulator using Alternative A
3. Attempt to power the PD simulator.
4. Switch Alternative and repeat steps 1–2.

Observable Results:

- The DUT should implement the correct pinout given its location on the link segment.

Possible Problems: None

33.1.2: Open Circuit Voltage

Purpose: To verify that the open circuit voltage at the PI of the PSE during detection mode is below the conformance limit.

References:

[1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.6 and Table 33–4.

[2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE13

Resource Requirements:

- Oscilloscope

Last Modification: May 13, 2008

Discussion: During the detection mode, the open circuit voltage (V_{oc}) of the PSE should not exceed 30V.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Measure the open circuit voltage at the PI of the DUT using a high impedance probe.

Observable Results:

- V_{oc} (the open circuit voltage) should not exceed 30 Volts.

Possible Problems: None

33.1.3: Detection Circuit

Purpose: To verify the Thevenin equivalent detection circuit of the PSE detection source.

References:

- [1] IEEE DraftP802.3at™/D3.1: Subclause 33.2.6, Figures 33–12, 33–13
- [2] IEEE DraftP802.3at™/D3.1: Subclause 33.9.3.2, Item PSE17

Resource Requirements:

- 45kΩ test load
- Current Source
- Current Meter
- Oscilloscope

Last Modification: May 13, 2008

Discussion: The PSE should detect the PD by probing via the PSE PI. The PSE’s detection circuit can have a Thevenin equivalent circuit consistent with Figure 33–12 or 33–13, in all detection states. This is intended to prevent a PSE to PSE connection from detecting a valid PD signature.

Test Setup: The PSE is connected to the PD simulator with a 1m length of Category 5 cable. A current source and current meter is connected to the PI of the PD simulator.

PSE Detection Source (Figure 33–12): The PSE is connected to the PD simulator with a 1m length of Category 5 cable. An oscilloscope is connected across the PI of the PD simulator. A 45kΩ load is attached to the PD’s PI.

Alternative PSE Detection Source (Figure 33–13): The PSE is connected to the PD simulator with a 1m length of Category 5 cable. A current meter is connected to the PI of the PD simulator. A current source is connected to the PI of the PD simulator to inject current to the $V_{\text{detect}+}$ port.




Figure 33–12—PSE detection source




Figure 33–13—Alternative PSE detection source

Procedure:

1. Connect the current source to the PI
2. Measure the current flowing into the $V_{\text{detect+}}$ port of the PSE
3. If current was not accepted in step 2, measure the maximum output voltage of the open circuit PI. Otherwise, the test is complete.
4. Disconnect the current source
5. Connect the 45k Ω test load to the PI
6. Measure the maximum output voltage of the loaded PI

Observable Results:

- If the DUT does not accept current into the $V_{\text{detect+}}$ port, the DUT follows Figure 33–13.
- Otherwise, the DUT should accept current into the $V_{\text{detect+}}$ port and the DUT should show a loaded PI voltage of less than half of the open circuit PI voltage, according to Figure 33–12.

Possible Problems: None

33.1.4: Backdriven Current

Purpose: To verify the detection circuit of the PSE can withstand maximum backdriven current over the range of V_{Port} .

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.6
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE15

Resource Requirements:

- PD Simulator
- Current Source

Last Modification: May 14, 2008

Discussion: The PSE must be able to handle a PSE to PSE connection. The standard specifies this as the DUT receiving a backdriven current of 5mA at a voltage corresponding to V_{Port} . After the maximum backdriven current has been applied, the DUT should still be capable of detecting an attached PD.

Test Setup: The PSE is connected to the PD simulator with a 1m length of Category 5 cable. A current meter is connected to the PI of the PD simulator.

Procedure:

1. Using the 5mA source, inject a current into the PSEs $V_{detect+}$ port for 10 seconds.
2. Disconnect the current source from the PSE and attach a valid PD signature
3. Observe if the PSE correctly detects the PD and supplies power
4. Disconnect the valid PD
5. Re-connect the current source and inject current into the PSEs $V_{detect-}$.
6. Disconnect the current source
7. Re-connect the PSE to a valid PD
8. Observe if the PSE correctly detects the PD and supplies power

Observable Results:

- The DUT should not be affected by the backdriven current.

Possible Problems: None.

33.1.5: Detector Circuit Output Current

Purpose: To verify that the short circuit output current of the PSE during PD detection is within the conformance limits.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.6, Table 33–4
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE14

Resource Requirements:

- PD Simulator
- Oscilloscope
- Current meter

Last Modification: May 13, 2008

Discussion: The PSE should limit its output current during detection such that in the event of a short circuit condition, the PSE will not be damaged. The output current for the PSE detection circuit should not exceed 5mA. This value assures the PSE and any attached media will not be damaged.

Test Setup: The DUT is connected to the PD simulator, configured as a short circuit.

Procedure:

1. Using the current probe, measure the short circuit current at the PI.
2. Repeat step 1 for all probe voltages sourced by the DUT.

Observable Results:

- I_{SC} (short circuit output current) should not exceed 5 mA.

Possible Problems: None

33.1.6: Detector Circuit Output Voltage

Purpose: To verify that the test voltages of the PSE detection circuit conform to the specifications defined in Table 33–2.

References:

[1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.6.1, Table 33–4

[2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Items PSE18, PSE19, PSE20

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 16, 2008

Discussion: While the PSE is probing the link segment for a valid PD detection signature, the detection voltage V_{detect} at the PSE PI should be within the V_{valid} voltage range of 2.8 to 10 Volts. The loaded circuit values are measured with a valid PD signature attached to the PSE. The PSE should make at least 2 measurements with V_{detect} values that create at least a ΔV_{test} difference of 1 Volt.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI. Confirm that the DUT is operating in PD detection mode and transmitting probe voltages.

Procedure:

1. Supply a valid signature using the PD simulator board at the PI of the DUT
2. Measure the probe voltages at the PI of the DUT.
3. Measure the slew rate of the probe voltages.

Observable Results:

- In step 2, V_{VALID} (the loaded PI output detection voltages) should be between 2.8 and 10 volts.
- In step 2, ΔV_{TEST} should be at least 1 volt.
- In step 3, V_{SLEW} (the slew rate of the probe voltages) should be less than 0.1 V/ μs

Possible Problems: None

33.1.7: PD Detection Timing

Purpose: To verify that the PSE probes its PI with valid detection pulses and completes an entire detection sequence within the proper time period.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.6, Table 33–4, Table 33–10.
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE4

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 16, 2008

Discussion: While the PSE is probing the link segment for a valid PD detection signature, the PSE is required to make at least 2 measurements within V_{detect} values. During these measurements, the time between any two valid test points should be at least 2ms (T_{BP}), while the total time taken for the PSE to complete detection should not be greater than 500ms (T_{det}).

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI. Confirm that the DUT is in PD detection mode and transmitting probe voltages.

Procedure:

1. Measure the pulse width of the entire detection sequence.
2. Measure the time between any two valid detection voltages.

Observable Results:

- In step 1, T_{DET} should not be greater than 500ms.
- In step 2, T_{BP} should be at least 2 ms.

Possible Problems: None

33.1.8: PD Signature Detection Limits

Purpose: To verify that the DUT will properly detect a PD's signature impedance.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.7.1; Subclause 33.2.7.2; Table 33–5, Table 33-6.
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Items PSE12, PSE22, PSE23

Resource Requirements:

- PD Simulator
- Voltmeter

Last Modification: May 16, 2008

Discussion: The PSE should detect a valid signature for a link segment that has the characteristics of R_{good} and C_{good} between the powering pairs. The PSE should detect an invalid signature for a link segment that has the characteristics of R_{bad} and C_{bad} between the powering pairs. The PSE should only provide power if the PD presents a valid signature which is compliant with Table 33–5 and Table 33-6 which are synthesized here for convenience.

Item	Parameter	Minimum	Maximum
7	R_{good} (K Ω)	19	26.5
8	R_{bad} (K Ω)	15	33
10	C_{good} (nF)		150
11	C_{bad} (μ F)	10	

Table 33–5 and 33–6

Test Setup: The DUT is connected to the PD Simulator with a 1m length of Category 5 cable.

Procedure:

Part a: Input Resistance Minimums

1. Adjust the PD simulator to have a valid input signature capacitance (0.1 μ F)
2. Increase the signature resistance from R_{badmin} until the DUT supplies power to the PD
3. Record the value at which the PSE accepts the PD signature resistance.
4. Decrease the signature resistance below $R_{goodmin}$ until the DUT does not supply power to the PD
5. Record the value at which the PSE rejects the PD signature resistance.

Part b: Input Resistance Maximums

6. Increase the signature resistance above $R_{goodmax}$ until the DUT does not supply power to the PD
7. Record the value at which the PSE rejects the PD signature resistance.
8. Decrease the signature resistance from R_{badmax} until the DUT supplies power to the PD.
9. Record the value at which the PSE accepts the PD signature resistance.

*The University of New Hampshire
InterOperability Laboratory*

Part c: Input Capacitance “Must Accept”

10. Set the PD signature model to have a resistance between R_{goodmin} and R_{goodmax} ($25\text{k}\Omega$).
11. Set the PD signature model to have a capacitance of C_{sigmax} less than 150nF
12. Connect the PD signature model to the PI of the DUT and observe the voltage at the PI.

Part d: Input Capacitance “Must Reject”

13. Set the PD signature model to have a capacitance of greater than C_{badmin} ($10\ \mu\text{F}$)
14. Connect the PD signature model to the PI of the DUT and observe the voltage at the PI.

Observable Results:

- In step 3 and 5, $R_{\text{accept(min)}}$ should be between $15\text{k}\Omega$ and $19\text{k}\Omega$
- In step 7 and 9, $R_{\text{accept(max)}}$ should be between $26.5\text{k}\Omega$ and $33\text{k}\Omega$
- In step 12, the DUT should accept the PD signature and should provide power
- In step 14, the DUT should reject the PD signature and should not provide power

Possible Problems: None.

33.1.9: Physical Layer Classification

Purpose: To verify a PSE supporting classification properly performs PD classification detection.

Reference:

[1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.8.1, Table 33–7, Table 33–9.

[2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Items PSE24, PSE25, PSE26, PSE27, PSE28, PSE29, PSE31

Resource Requirements:

- PD simulator
- Oscilloscope

Last Modification: May 16, 2008

Discussion: The PSE may attempt to classify the PD. Also, the PD may provide information to allow features such as load management to be implemented. For a PSE that performs 1-event classification, the PSE should probe the PD with a voltage between 15.5 and 20.5 volts limited to 100mA. A PSE that performs 2-event classification must present two class events in the 15.5 to 20.5 Volt range separated by a mark event of 7 to 10 Volts. The class events are limited to 100mA, and the mark event is limited to the range of 5mA to 100mA. The PSE should measure I_{class} and classify the PD based on the observed current as dictated by Table 33–9, which is printed here for convenience.

Measure I_{class}	Classification
0mA to 5mA	Class 0
>5mA and <8mA	May be Class 0 or 1
8mA to 13mA	Class 1
>13mA and <16mA	May be Class 0,1 or 2
16mA to 21mA	Class 2
>21mA and <25mA	May be Class 0,2 or 3
25mA to 31mA	Class 3
>31mA and <35mA	May be Class 0,3 or 4
35mA to 45mA	Class 4
>45mA and <51mA	May be Class 0 or 4

Table 33–9

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Set the load resistance to the minimum.
2. Measure classification sequence voltages using an oscilloscope.
3. Measure the I_{class} .

*The University of New Hampshire
InterOperability Laboratory*

4. Vary the resistance stepwise to draw the different levels of current.

Observable Results:

- In step 2, For a 1-Event classification DUT, there should be one class pulse, V_{CLASS} , which should be between 15.5 and 20.5 Volts. For a 2-Event classification DUT, there should be two class pulses of V_{CLASS} between 15.5 and 20.5 Volts. They should be separated by V_{Mark} , which should be between 7 and 10 volts.
- In step 3, the DUT should accurately classify the PD.
- In step 3, if the I_{Class} is greater than or equal to 51mA the DUT should classify the PD as Class 0.
- In step 4, I_{CLASS_LIM} should be between 51 and 100mA for both Type 1 and Type 2 PSEs. I_{MARK_LIM} should be between 5 and 100mA for all mark events.

Possible Problems: If the DUT does not perform classification, then the DUT should assign the PD to Class 0.

33.1.10: Physical Layer Classification Timing

Purpose: To verify that a PSE capable of classifying a PD performs classifications within the specified timing constraints.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.8, Table 33–10
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Items PSE4, PSE30, PSE32

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 16, 2008

Discussion: After successful detection of a PD, a PSE supporting 1-event classification must complete classification within the time frame of 6 to 75ms (T_{pd}). For a PSE that supports 2-event classification the two class events should complete classification in 6-30ms (T_{CLE1} and T_{CLE2}). Between the class events, the first mark event should be in the range of 6-12ms(T_{ME1}). After the second class event, a second mark event occurs that must be longer than 6ms (T_{ME2}). The classification should occur anytime within the time frame of 400 ms (T_{pon}). If the PSE fails to power the PD within T_{pon} , it must reinitiate the detection.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Measure the length of the classification pulses.

Observable Results:

- For 1-event classification the T_{PDC} should be between 6 and 75ms.
- For 2-event classification T_{CLE1} and T_{CLE2} should be between 6 and 30ms.
- For 2-event classification, T_{ME1} should be between 6 and 12ms
- For 2-event classification, T_{ME2} should be greater than 6ms.

Possible Problems: This test does not apply to a DUT that does not perform PD classification.

33.1.11: Allowed Classification Permutations

Purpose: To verify whether the PSE fits a valid classification permutation.

References:

[1] IEEE *Draft*P802.3at™/D3.1: Subclause 33.2.8, Table 33–8

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 16, 2008

Discussion: A PSE shall meet one of the allowable classification permutations listed in Table 33–8.

Permutations			PSE allowed?	PD allowed?
PSE/PD Type	Physical Layer classification	Data Link Layer classification		
Type 2	2-Event	No	Yes	No
		Yes	Yes	Yes
	1-Event	No	No	No
		Yes	Yes	No
	None	No	No	No
		Yes	No	No
Type 1	2-Event	No	No	Yes
		Yes	No	Yes
	1-Event	No	Yes	Yes
		Yes	Yes	Yes
	None	No	Yes	No
		Yes	Yes	No

Table 33-8

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Measure the overload current for the PSE.
2. Measure the classification voltage waveform.
3. Monitor for Data Link Layer classification for more than 5 minutes.

Observable Results:

- In step 1, if the overload current is 350mA it is Type-1 and if it is 600mA it is Type-2.
- The DUT should be an allowable type as specified by table 33-5

Possible Problems: None.

33.1.12: New Detection Cycle

Purpose: To verify that if the PSE is unable to supply power within T_{pon} then, it initiates and successfully completes a new detection cycle before powering on.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.9.14, Table 33–11.
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Items PSE4, PSE10

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 13, 2008

Discussion: The PSE may apply power after a valid sequence of detection and optional classification. However if the PSE is unable to supply power within a time interval of 400ms (t_{pon_timer}), then it must initiate a new valid detection cycle before applying power. The ‘ t_{pon_timer} ’ timer is used to limit the time for power turn-on, which is referred to as T_{pon} in Table 33–11.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Supply a valid signature at the DUT’s PI for a time approximately lesser than the T_{pon} of the DUT. (Refer to Test # 33.1.7 for the value of turn on time for the DUT.)
2. Connect an invalid signature at the DUT’s PI for at least 2sec.
3. Reconnect the valid signature at the DUT’s PI.
4. Observe the waveform on the oscilloscope.
5. Measure the detection time.
6. Measure T_{pon} .

Observable Results:

- The DUT should complete a full detection cycle before applying power to the PD simulator.

Possible Problems: None

33.1.13: Alternative B Backoff Cycle

Purpose: To verify that if a PSE that implements Alternative B fails to detect a valid detection signature at its PI, it will back off for no less than T_{dbo} and apply a voltage V_{off} less than 2.8VDC during the backoff.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.4.1, Table 33–11.
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE7, PSE8

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 13, 2008

Discussion: A PSE that implements Alternative B will start the ‘ $tdbo_timer$ ’ if it fails to detect a valid signature at its PI. The ‘ $tdbo_timer$ ’ is used to regulate backoff upon detection of an invalid signature as is referred to as T_{dbo} in Table 33–11. During this backoff period, the PSE must not apply a voltage V_{off} greater than 2.8Vdc to the PI. A PSE that implements Alternative B detection must not resume detection mode until at least one backoff cycle has elapsed.

Test Setup: The PSE is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Connect an invalid signature at the DUT’s PI.
2. Measure the DC voltage between the consecutive valid detection sequences.
3. Measure the time between consecutive valid detection sequences.

Observable Results:

- In step 2, the DUT must not apply a voltage V_{off} greater than 2.8 Vdc at its PI.
- In step 3, $T_{dbo} > 2$ sec.

Possible Problems: This test does not apply to a PSE that implements Alternative A.

Group 2: Power Feed Characteristics

Scope: This group of tests verifies the electrical and functional characteristics during of the Power Sourcing Equipment while feeding power.

Overview: These tests are designed to identify problems with IEEE DraftP802.3at™/D3.1 Clause 33 compliant devices. Specifically, the problems related to the functional and electrical characteristics of Power Sourcing Equipment.

33.2.1: Power Feed Ripple and Noise

Purpose: To verify the power feeding ripple and noise are within the conformance limits.

References:

- [1] IEEE *Draft*P802.3at™/D3.1: Subclause 33.2.9.4, Table 33–11
- [2] IEEE *Draft*P802.3at™/D3.1: Subclause 33.9.3.2, Item PSE60

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 13, 2008

Discussion: The PSE should source power at all rated levels with noise and ripple that are below the levels specified in item 4 of Table 33–11 (printed here for convenience). Excessive noise may cause attached PDs to behave abnormally.

Item	Parameter	Min	Max
4	Power feeding Ripple and noise (Vpp)		
	$f < 500\text{Hz}$		0.5
	$500\text{Hz} \leq f < 150\text{KHz}$		0.2
	$150\text{KHz} \leq f < 500\text{KHz}$		0.15
	$500\text{KHz} \leq f < 1\text{ MHz}$		0.1

Table 33–11

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Adjust the PD to sink .44 watts.
2. Measure the amount of pair-to-pair ripple and noise voltage at the PI of the PSE.
3. Measure the amount of common-mode ripple and noise voltage at the PI of the PSE.
4. Adjust the PD to sink maximum allowable power.
5. Repeat steps 3 and 4.

Observable Results:

- The ripple and noise peak-to-peak voltages, pair-to-pair and common-mode, in the band 0-500Hz will be less than .5 volts
- The ripple and noise peak-to-peak voltages, pair-to-pair and common-mode, in the band 500Hz-150kHz will be less than .2 volts
- The ripple and noise peak-to-peak voltages, pair-to-pair and common-mode, in the band 150kHz-500kHz will be less than .15 volts
- The ripple and noise peak-to-peak voltages, pair-to-pair and common-mode, in the band 500kHz-1MHz will be less than .1 volts

33.2.2: Load Regulation

Purpose: To verify that the PSE performs load regulation while supplying power on its PI.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.9.2, Table 33–11
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE56

Resource Requirements:

- PD Simulator
- Multimeter

Last Modification: August 26, 2008

Discussion: The PSE should perform voltage regulation while supplying power to a PD over the PI. The output voltage of the PSE must stay between 44 and 57 volts for a Type 1 device or 50 to 57 volts for a Type 2 device while the load changes at a rate of 15 to 35mA/μs. The PSE must not produce any transients greater than 3.5V/μs. These requirements prevent the voltage supply from exceeding the operating range of a PD.

Test Setup: Connect the DUT to the PD Simulator with a 1m length of Category 5 cable. Connect the multimeter to the PI of the PD simulator to measure voltage and current.

Procedure:

1. Connect the PSE to the PD simulator with a valid signature and the load set to draw 10mA.
2. Adjust the current draw of the PD from 10mA to 350mA in less than 9.7μs.
3. Observe the voltage transients and output voltage of the PSE at the PI.

Observable Results:

- In step 3, the voltage transients seen should not exceed 3.5V/μs.
- In step 3, the DUT output voltage at the PI should be within the range of 44 to 57 volts for a Type 1 device or 50 to 57 volts for a Type 2 device.

Possible Problems: None.

33.2.3: Voltage Transients

Purpose: To verify that the Type 2 PSE maintains proper output voltages for transient conditions.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.9.3, Table 33–11
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Items PSE57, PSE58, PSE59

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: August 26, 2008

Discussion: The Type 2 PSE must maintain an output voltage that varies by less than K_{trans_lo} below V_{port_min} for transient conditions lasting between 30 to 250 μ s. Transients lasting more than 250 μ s should meet the static V_{port} specification.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Confirm that the detection of the PD has been successfully completed.
2. Apply a transient that is between 30 and 250 μ s and measure V_{port} .
3. Repeat multiple times for accuracy.

Observable results:

- For a Type-2 PSE, V_{PORT} should not go below 46.2 Volts for any transient between 30 and 250 μ s. V_{PORT} should not go below 50V for any transient lasting more than 250 μ s

Possible Problems: This test only applies to Type 2 PSEs.

33.2.4: Power Turn On Timing

Purpose: To verify that the PSE starts applying power within T_{pon} after it has successfully detected the PD.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.9.14, Table 33–11
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Items PSE5, PSE6

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 13, 2008

Discussion: The PSE must power on the PD after detection and optional classification within T_{pon} . If the PSE fails to power the PD within 400ms (T_{pon}), it must reinitiate the detection and optional classification sequence.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Confirm that the detection of the PD has been successfully completed.
2. Measure the time delay between the end of detection and when the PSE starts applying power.

Observable results:

- In step 2, T_{pon} should not be greater than 400ms.

Possible Problems: None.

33.2.5: Apply Power

Purpose: To verify that the PSE applies power on the same pairs as those used for detection after completing a valid detection.

References:

[1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.4, 33.2.7.

[2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Items PSE10, PSE11

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: August 26, 2008

Discussion: A PSE detects the PD by probing it via the PSE's PI. A PSE should apply power only after it has completed the detection of a PD. The power should be supplied on the same pairs as those used for detection.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Supply a valid signature at the DUT's PI for a time approximately equal to T_{det} of the DUT.
2. Confirm that the DUT performs valid detection sequence before powering the PD simulator.
3. Check the pairs on which DUT supplies power.

Observable Results:

- In step 2, the DUT must power the PD simulator only after a proper detection sequence.
- In step 3, the DUT should supply power on the same pairs as that it performed detection for the PD simulator.

Possible Problems: None

33.2.6: Current Unbalance

Purpose: To verify that the current unbalance between the two conductors of the power pairs of the PSE over the current load range is within the permissible range.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.9.13, Table 33–11.
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE69

Resource Requirements:

- PD Simulator

- Multimeter

Last Modification: July 2, 2008

Discussion: A PSE supplies power via its PI to the PD using either Alternative A or Alternative B pinout. Ideally the current flowing on both the conductors per power pair should be the same, however due to practical limitations this is not possible. Thus, the current output unbalance between the two conductors per power pair should not exceed 3% of the I_{cable} of the PSE.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. Attach a current probe to each wire of the TX pair and allow the DUT to power the PD simulator.

Procedure:

1. Verify that the DUT is supplying power to the PD simulator.
2. Connect a resistive load to the DUT.
3. Set the PD simulator to draw at least 10mA.
4. Measure the current on both the twisted pairs at the PI of the DUT.
5. Vary the load so that the PD simulator draws the maximum current that the DUT can supply.
6. Measure the current on both conductors per power pairs at the PI of the DUT.

Observable Results:

- In step 4 and step 6, I_{UNB} should not be greater than 3% of I_{cable} .

Possible Problems: None

Group 3: Error Detection and Power Removal

Scope: This group of tests verifies the electrical and functional characteristics during error detection and power removal.

Overview: These tests are designed to identify problems with IEEE *DraftP802.3at*TM/D3.1 Clause 33 compliant devices. Specifically, the problems related to the functional and electrical characteristics of Power Sourcing Equipment.

33.3.1: Overload Current Detection Range

Purpose: To verify that I_{CUT} is within the specified limits.

References:

[1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.9.7, 33.2.9.8, Table 33–11

Resource Requirements:

- PD Simulator
- Oscilloscope
- Current probe

Last Modification: August 26, 2008

Discussion: The PSE monitors the current (I_{Port}) drawn by the PD. If I_{Port} exceeds the overload current detection range I_{CUT} for greater than 75ms (T_{ovld}), the PSE should remove power from its PI. I_{CUT} has a minimum value of $P_{\text{Class}}/V_{\text{Port}}$ and a Type 1 maximum of 400mA or a Type 2 maximum of $(400/350) \cdot (P_{\text{Port}}/V_{\text{Port}})$. This is an optional specification.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the current probe. The current probe is connected to the PD simulator at the PI.

Procedure:

1. Verify that the PD is drawing current greater than or equal to I_{Min} from the DUT.
2. Measure the V_{Port} at the PI of the PSE.
3. Decrease the load resistance gradually until the DUT removes power from its PI.
4. Measure the current (I_{CUT}) at which the DUT stops supplying power

Observable Results:

- For Type 1 PSEs, I_{CUT} should be between $P_{\text{Class}}/V_{\text{Port}}$ and 400mA
- For Type 2 PSEs, I_{CUT} should be between $P_{\text{Class}}/V_{\text{Port}}$ and $(400/350) \cdot (P_{\text{Port}}/V_{\text{Port}})$

Possible Problems: None

33.3.2: Overload Time Limit

Purpose: To verify that T_{ovld} is within specified limits.

References:

[1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.9.7, 33.2.9.8 Table 33–9

Resource Requirements:

- PD Simulator
- Oscilloscope
- Current probe

Last Modification: May 13, 2008

Discussion: The PSE monitors the current (I_{Port}) drawn by the PD. If I_{Port} exceeds the overload current detection range I_{CUT} for greater than T_{ovld} , the PSE may remove power from its PI. This limit is optional.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Connect the PD to the DUT with the load set to maximum.
2. Vary the load until the $I_{Port} \geq I_{CUT}$.
3. Disconnect the load
4. Make sure the PSE is powering, and connect the load.
5. Measure the resulting current waveform with the DSO.

Observable Results:

- In step 5, T_{ovld} should be between 50ms and 75ms (inclusive).

Possible Problems: None

33.3.3: Output Current at Short Circuit Condition

Purpose: To verify that the output current at short circuit condition falls within the specified amplitude and timing.

References:

- [1] IEEE DraftP802.3at™/D3.1: Subclause 33.2.9.9, Table 33–1, Table 33-11, Figure 33-15
- [2] IEEE DraftP802.3at™/D3.1: Subclause 33.9.3.2, Items PSE65, PSE66

Resource Requirements:

- PD Simulator
- Oscilloscope
- Current probe

Last Modification: August 26, 2008

Discussion: The PSE monitors the current (I_{Port}) drawn by the PD at the PI. If I_{Port} meets or exceeds the “PD upperbound template”, the PSE should remove power from its PI. The PSE should remove power before the current exceeds the “PSE upperbound template” in Figure 33-15 reprinted below for convenience.




Figure 33-15—PI operating current templates

Figure 33-15

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the current probe. The current probe is connected to the PD simulator at the PI.

Procedure:

1. Verify that the PSE is powered and outside of startup mode.

*The University of New Hampshire
InterOperability Laboratory*

2. Apply a load that violates the “PSE upperbound template”
3. Measure the resulting current draw with the current probe.

Observable Results:

- In step 3, the DUT should limit I_{PORT} so that it fits inside the template described by figure 33-15

Possible Problems: None

33.3.4: Output Current in Startup Mode

Purpose: To verify that the inrush current during startup conforms to the specified values. Also, to ensure the PSE removes power within the conformant time limit when it detects a short circuit condition.

References:

- [1] IEEE DraftP802.3at™/D3.1: Subclause 33.2.9.6, Table 33–11, Figure 33-14
- [2] IEEE DraftP802.3at™/D3.1: Subclause 33.9.3.2, Item PSE63

Resource Requirements:

- PD Simulator
- Oscilloscope
- Current probe

Last Modification: July 2, 2008

Discussion: The standard defines the output current, I_{INRUSH} , in startup mode. Startup mode is defined as the transition to the POWER_UP state to the lesser of T_{INRUSH} or the conclusion of the PD inrush currents. During startup, for PI voltages above 30 V, the minimum I_{INRUSH} requirement is 400mA. For PI voltages between 10 V and 30 V, the minimum I_{INRUSH} requirement is 60 mA. For PI voltages between 0V and 10V, the I_{INRUSH} requirement is between 5mA and 450mA. The whole process is limited by T_{INRUSH} , which is limited between 50 and 75 ms. Also, all of the measurements must be taken after 1ms to ignore startup transients. See Figure 33-14.




Figure 33–14— I_{INRUSH} current and timing limits in startup

Figure 33-14

*The University of New Hampshire
InterOperability Laboratory*

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the current probe. The current probe is connected to the PD simulator at the PI.

Procedure:

1. Connect the 30 Volt Zener Diode using a fast switching circuit. This will establish a short circuit condition for more than 75ms.
2. Measure I_{Port} at the PI of the DUT.
3. Attach the 10 to 30 Volt short circuit simulator.
4. Measure I_{Port} at the PI of the DUT.

Observable Results:

- In step 2, I_{INRUSH} should be between 400 to 450mA (inclusive).
- In step 4, verify that the inrush current at the PI of the DUT is at least 60mA.

Possible Problems: None

33.3.5: Error Delay Timing

Purpose: To verify that the PSE waits for at least the minimum conformant time before attempting subsequent detection after it removes power due to the detection of the error condition.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.4.5, Table 33–11, Figure 33–9.
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Needs PICS reference

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 13, 2008

Discussion: If the PSE detects an error condition during its normal operation when the PSE is supplying power to the PD, it must remove power from its PI. The error condition can be a short circuit or an overload condition. The PSE must wait for at least 750ms (T_{ed}) before it commences with valid detection sequence after power removal.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

Part a: Short circuit condition

1. Verify that the DUT is supplying power to the PD simulator.
2. Create a short circuit condition at the PD simulator for at least 75ms.
3. Measure the time at which the DUT removes power from its PI.
4. Observe the time at which the DUT attempts subsequent detection.
5. Compute the difference between the time recorded in step 3 and 4.

Part b: Overload Condition:

6. Verify that the DUT is supplying power to the PD simulator.
7. Create an overload condition by increasing the current draw greater than 400mA for time greater than T_{ovld} .
8. Repeat steps 3 to 5.

Observable Results:

- In step 5, $T_{ed} \geq 750\text{ms}$.
- In step 8, $T_{ed} \geq 750\text{ms}$.

Possible Problems: None

33.3.6: Range of T_{MPDO} Timer

Purpose: To verify that the PSE correctly monitors the PD Maintain Power Signature.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.11, Table 33–11, Figure 33–9, Figure 33–11.
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE75, PSE79

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 13, 2008

Discussion: Once a PSE has entered the ‘POWER_ON’ state, it must receive an ‘mr_mps_valid’ from the link partner within a specified amount of time. If this message is not received, it will enter the ‘IDLE_MPS’ state and remove power from the link segment before attempting a new detection sequence. This time is defined by the device’s ‘tmpdo_timer’ and is required to be between 300ms and 400ms. This test is designed to verify that the device under test enters the ‘IDLE_MPS’ state from the ‘POWER_ON’ state when an mr_mps_valid message is not received from its link partner in the acceptable range of time.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

Part 1: DC disconnect

1. Attach a valid signature to the PI of the DUT such that the DUT enters the ‘POWER_ON’ state.
2. Reduce the current drawn by the PD to 2mA for $t \leq 300\text{ms}$.
3. Observe whether the DUT entered the ‘IDLE_MPS’ state.
4. Repeat steps 1–3 varying t until the DUT enters the ‘IDLE_MPS’ state.
5. Find the t for which the PSE removes power.

Part 2: AC disconnect

6. Attach a valid signature to the PI of the DUT such that the DUT enters the ‘POWER_ON’ state.
7. Disconnect the PD from the PI of the DUT.
8. Measure the time taken by the DUT to remove power.

Observable Results:

Part 1:

- In step 5, verify that $300\text{ms} \leq T_{\text{MPDO}} \leq 400\text{ms}$.

Part 2:

- In step 8, verify that $300\text{ms} \leq T_{\text{MPDO}} \leq 400\text{ms}$.

Possible Problems: None.

33.3.7: PD MPS Dropout Current Limits (I_{\min} measurement)

Purpose: To verify that the PSE correctly monitors the PD Maintain Power Signature.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.11.1.2, Table 33–12
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE77, PSE78

Resource Requirements:

- PD Simulator
- Multimeter

Last Modification: May 13, 2008

Discussion: The PSE must monitor the link segment for the PD’s Maintain Power Signature, and remove power if it detects that the PD is disconnected. The PSE may monitor the AC MPS component, the DC MPS component, or both signature components. If the PSE monitors the DC MPS component, the DUT should remove power from the PI if the current drawn by the PD drops below 5mA ($I_{\min 1 (max)}$) for more than 400 ms (T_{MPDO}). The PSE may remove power if the current drawn by the PD is between 5mA and 10mA($I_{\min 2 (max)}$) for greater than 400ms(T_{MPDO}).

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The multimeter is connected to the PD simulator at the PI to measure current.

Procedure:

1. Set the PD Simulator to draw 10mA of current from the DUT
2. Decrease the current draw of the PD simulator from 10mA to less than 5mA for 400ms, in steps of 1mA.
3. Observe the output voltage at the PI of the DUT during each step.
4. Record the current draw at which the PSE removes power.

Observable Results:

- In Step 4, if the current drawn by the PD simulator is between 5mA and 10mA, the DUT may disconnect power from the PI.
- In Step 4, if the current drawn by the PD simulator is less than 5mA, the DUT must disconnect power from the PI.

Possible Problems: This test does not apply if the DUT performs only AC disconnect.

33.3.8 : PD MPS Time for Validity

Purpose: To verify that the PSE waits for at least the minimum MPS validity time when it monitors the DC MPS component.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.11.1.2, Table 33–9
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE77

Resource Requirements:

- PD Simulator
- Oscilloscope
- Current probe

Last Modification: May 13, 2008

Discussion: The PSE can monitor either the DC or AC MPS component to verify if the PD is still drawing the minimum current (I_{MIN2}) that is required by the PSE. A PSE that monitors the DC MPS component of the signature will remove power from its PI if it detects that the PD is drawing current less than its I_{MIN1} (5mA) for greater than 400ms. In order to maintain a valid MPS signature, the PD can draw less than the I_{MIN1} (5mA) for 300ms and then draw more than its I_{MIN2} max (10mA) for the next 60ms(T_{MPS}) or more. This improves the power efficiency of the PSE.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the current probe. The current probe is connected to the PD simulator at the PI.

Procedure:

1. Verify that the DUT is supplying power to the PD simulator.
2. Confirm that the PD simulator is drawing more than 10 mA.
3. Set the PD simulator to draw less than 5 mA for 300ms.
4. Set the PD simulator to draw more than 10 mA for a period of 60ms (T_{MPS}) and then drop the current back to less than 5 mA for the next 300ms.
5. Repeat step 3 and 4.
6. Measure the V_{Port} at the PI of the DUT.

Observable Results:

- $T_{MPS} \geq 60ms$

Possible Problems: If the DUT does not support DC MPS, then this test does not apply.

33.3.9: AC MPS Signal Parameters

Purpose: To verify that the PI AC probing signals fall within the conformance limits.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.11.1.1, Table 33–12, Figure 33C.15.
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Items PSE73

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 13, 2008

Discussion: Once power has been applied to the link section, the PSE must monitor the link segment for the PD’s Maintain Power Signature, and remove power if it detects that the PD has been disconnected. The PSE may monitor the AC MPS component, the DC MPS component, or both signature components. This test has been designed to verify that a PSE that monitors the AC MPS component meets the AC signal parameters as specified in Item 1(a-c) of Table 33–12, which has been printed here for convenience. These parameters can be measured as depicted in Figure 33C.15, which is also printed here for convenience.

Item	Parameter		Min	Max
	AC Signal Parameters			
1a	PI probing AC Voltage	V _{open} (V _{pp})	1.9	10% of the average value of V _{Port} within the limits of Table 33–11, item 1
		V _{open1} (V _p)		30V, V _{Port} ≤ 44V
1b	AC Probing Signal Frequency	F _p (Hz)		500
1c	AC Probing Signal Slew Rate	SR (V/μs)		0.1 (Positive or negative)

Table 33–12




Figure 33C.15

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Attach a valid signature (less than or equal to 27KΩ) to the PI of the DUT.
2. Verify that the DUT is supplying power to the PD simulator.
3. Disconnect the signature from the PI of the DUT.
4. Verify that the DUT removes power from its PI within 400ms.
5. Measure the PI probing AC voltage (V_{open}).
6. Measure the PI probing signal frequency.
7. Compute the AC probing signal slew rate (SR).

Observable Results:

- $1.9V \leq V_{open} \leq 10\%$ of average value of V_{port} ($44V < V_{Port} < 57V$).
- The PI probing frequency should not be greater than 500Hz.
- The slew rate should not be greater than $0.1V/\mu s$.

Possible Problems: If the DUT does not support AC MPS, then this test does not apply.

33.3.10: AC Disconnect Detection Voltages

Purpose: To verify that the PI probing AC voltages during AC disconnect detection fall within the conformance limits.

References:

- [1] IEEE DraftP802.3at™/D3.1: Subclause 33.2.11.1.1, Table 33–12, Figure 33C.15.
- [2] IEEE DraftP802.3at™/D3.1: Subclause 33.9.3.2, Item PSE73

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 13, 2008

Discussion: Once power has been applied to the link segment, the PSE must monitor this segment for the PD’s Maintain Power Signature, and remove power if it detects that the PD has been disconnected. To perform this detection, the PSE may monitor the AC MPS component, the DC MPS component, or both signature components. This test is designed to verify that a PSE that monitors the AC MPS component meets the disconnect detection timing and PI voltages as specified in Item 3 of Table 33–12, which is printed here for convenience. These parameters can be measured as depicted in Figure 33C.15, which is also printed here for convenience.




Figure 33C.15

*The University of New Hampshire
InterOperability Laboratory*

Item	Parameter		Min	Max
	AC Signal Parameters			
1a	PI probing AC Voltage	V_open (Vpp)	1.9	10% of the average value of VPort. (44V<VPort<57V)
		V_open1 (Vp)		30V, VPort≤44V
1b	AC Probing Signal Frequency	Fp (Hz)		500
1c	AC Probing Signal Slew Rate	SR (V/μs)		0.1(Positive or negative)

Table 33–12

Test Setup: The DUT is connected to the PD Simulator with a 1m length of Category 5 cable.

Procedure:

1. Attach a valid signature (less than or equal to 27KΩ) to the PI of the DUT.
2. While the DUT is supplying power to the link section, measure the peak to peak ripple voltage.
3. Disconnect the signature.
4. Measure the peak voltage while the PD is disconnected.

Observable Results:

- In step 3, the AC ripple voltage should be less than 0.5Vpp.
- In step 5, the measured V_P should not exceed 60V.

Possible Problems: If the DUT does not support the AC MPS component, then this test does not apply.

33.3.11: AC MPS Signature

Purpose: To verify that the PSE that implements AC MPS component correctly monitors the PD Maintain Power Signature.

References:

[1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.11.1.1 and Table 33–11, Table 33–12, Figure 33–15, Figure 33–16.

[2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE74

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 13, 2008

Discussion: The PSE must monitor the link segment for the PD’s Maintain Power Signature, and remove power if it detects that the PD is disconnected. The PSE may monitor the AC MPS component, the DC MPS component, or both signature components. A PSE that monitors AC MPS component will remove power if it detects an AC impedance at the PI equal to or greater than 1980 K Ω ($|Z_{ac2}|$) as defined in Table 33–10, which is printed below for convenience. It may or may not remove power if it detects an AC impedance between 27K Ω ($|Z_{ac1}|$) and $|Z_{ac2}|$. The PSE will maintain power if it detects an impedance less than or equal to $|Z_{ac1}|$. The PSE will remove power from its PI if the AC MPS signature is absent for more than 400ms (T_{MPDO}).

Item	Parameter	Symbol	Unit	Min	Max	Additional information
AC Maintain Power Signature						
4a	Shall not remove power from the PI	$ Z_{ac1} $	K Ω		27	$F_p= 5\text{Hz}$, Testing voltage $>2.5\text{V}$. See Figure 33–16. Impedance shall have non-negative resistive component and a net capacitive reactive component.
4b	Shall remove power from the PI	$ Z_{ac2} $	K Ω	1980		See Figure 33–17.

Table 33–12

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Attach a valid signature (less than or equal to 27K Ω) to the PI of the DUT.

*The University of New Hampshire
InterOperability Laboratory*

2. Confirm that the DUT is supplying power at its PI.
3. Increase the impedance connected to the PI of the DUT from 27K Ω to 2M Ω .

4. Measure the Vport after 400msec.
5. If 44V \leq Vport \leq 60V, repeat step 3.
6. Record the value of impedance (Z) at which the DUT removes power from its PI.

Observable Results:

- In Step 2, the DUT should supply power onto its PI.
- In Step 6, the impedance (Z) should be between 27K Ω and 1980K Ω (inclusive).

Possible Problems: If the DUT does not implement AC MPS disconnect, then this test does not apply.

33.3.12: Turn Off Time Limits

Purpose: To verify that the PSE disconnects power within T_{Off} through a test resistor.

References:

- [1] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.2.9.10, Table 33–11
- [2] IEEE *DraftP802.3at*TM/D3.1: Subclause 33.9.3.2, Item PSE70

Resource Requirements:

- PD Simulator
- Oscilloscope

Last Modification: May 13, 2008

Discussion: When the DUT is disconnected from a valid maintain power signature it should remove power within T_{Off} through a test resistor of 320k Ω attached to the PI. T_{Off} is defined as the discharge time from 1 Volt less than V_{Port} to 2.8Vdc.

Test Setup: The DUT is connected to the PD simulator with a 1m length of Category 5 cable. The oscilloscope is connected to the PD simulator at the PI.

Procedure:

1. Verify that the DUT is supplying power to the PD simulator.
2. Disconnect DUT with a 320k Ω test resistor attached to the PI.
3. Measure the discharge time when the DUT removes power from its PI.

Observable Results:

- In step 3, $T_{\text{off}} \leq 500\text{ms}$.

Possible Problems: For AC MPS the DUT can observe the test resistor as a valid MPS and will remain in powering mode.

Group 4: PSE Transmitter and Receiver Characteristics

Scope: This group of tests deals with conformance parameters specific to the transmitter and receiver of a PSE.

Overview: These tests are designed to identify problems with IEEE *DraftP802.3at*TM/D3.1 Clause 33 compliant devices. Specifically, the problems related to the functional and electrical characteristics of Power Sourcing Equipment devices.

33.4.1: Midspan PSE Return Loss

Purpose: To verify that the return loss of a Midspan PSE is greater than the minimum conformant value.

References:

- [1] IEEE DraftP802.3at™/D3.1: Subclause 33.4.8.1.3, Table 33–19.
- [2] IEEE DraftP802.3at™/D3.1: Subclause 33.9.3.4, 33.9.3.5, Items EL18, PSEEL11

Resource Requirements:

- Vector Network Analyzer (VNA)
- 125MHz Balun

Last Modification: May 13, 2008

Discussion: Return loss is a measure of reflected signal that results from mismatched impedances in a transmission line. The Midspan PSE is an addition to the standard Ethernet link segment or transmission line. If the impedance of the Midspan is not properly matched, the Midspan can degrade the Ethernet signaling. The Midspan’s return loss must be sufficiently high to avoid this risk. The requirements are reproduced below for convenience.

Table 33–20—Connector return loss

Frequency	Return loss
$1\text{ MHz} \leq f < 20\text{ MHz}$	23 dB
$20\text{ MHz} \leq f \leq 100\text{ MHz}$	14 dB

Test Setup:




Figure 33.4.1 – Test Setup for Midspan Return Loss

Procedure:

1. Calibrate the VNA for a return loss measurement from 1-100MHz.
2. Connect the DUT to the VNA according to the setup shown in the figure 33.4.1
3. Over the frequency ranges specified in table 33–14, perform S_{11} measurements on the transmit pairs of the Midspan.

*The University of New Hampshire
InterOperability Laboratory*

4. Repeat the measurements on the receive pairs.

Observable Results:

- The DUT must exhibit the minimum return loss over the specified frequency range.

Possible Problems: None

33.4.2: Midspan PSE Insertion Loss

Purpose: To verify that the insertion loss of a Midspan PSE is less than the maximum conformant value.

References:

- [1] IEEE DraftP802.3at™/D3.1: Subclause 33.4.8.1.2—,Equation 33-15.
- [2] IEEE DraftP802.3at™/D3.1: Subclause 33.9.3.5, Item PSEEL10

Resource Requirements:

- Vector Network Analyzer
- 125MHz Balun

Last Modification: May 13, 2008

Discussion: From the standard: “Insertion loss is a measure of the signal loss between the transmitter and receiver, expressed in dB relative to the received signal level. Insertion loss should be measured for Midspan PSE devices for the transmit and receive pairs from 1 to 100MHz, and should meet the values determined by Equation 33–15. However, for frequencies that correspond to calculated values less than 0.1 dB, the requirement reverts to the maximum requirement of 0.1 dB.” The Midspan PSE is an addition to the standard Ethernet link segment. It must not degrade the Ethernet signaling. The Midspan’s insertion loss must be sufficiently low to avoid this risk.

$$\text{Insertion_loss}_{\text{conn}} \leq 0.04 \text{ SQRT}(f) \text{ dB}$$

Eq. 33–15

Test Setup:




Figure 33.4.2 – Test Setup for Midspan Insertion Loss

Procedure:

1. Calibrate the VNA for a two port transmission measurement
2. Connect the DUT to the VNA according to the setup shown in figure 33.4.2
3. Perform S_{21} measurement from 1-100MHz on the transmit pairs of the Midspan.
4. Repeat the measurement on the receive pairs.

Observable Results:

- The DUT must exhibit the maximum insertion loss as described by equation 33–15 and the general requirement of 0.1dB.

33.4.3: Midspan PSE Near-End Cross-Talk (NEXT)

Purpose: To verify that the NEXT between the transmit and receive pairs of the DUT is within conformance limits.

References:

- [1] IEEE DraftP802.3at™/D3.1: Section 33.4.8.1.1, Equation 33-14
- [2] IEEE DraftP802.3at™/D3.1: Subclause 33.9.3.5, Item PSEEL9

Resource Requirements:

- Vector Network Analyzer
- 125MHz Balun

Last Modification: May 13, 2008

Discussion: The standard states: “NEXT loss is a measure of the unwanted signal coupling from a transmitter at the near-end into neighboring pairs measured at the near-end. NEXT loss is expressed in dB relative to the received signal level. NEXT loss should be measured for Midspan PSE devices for the transmit and receive pairs from 1MHz to 100MHz and should meet the values determined by Equation (33–12). However, for frequencies that correspond to calculated values greater than 65 dB, the requirement reverts to the minimum requirement of 65 dB.

$$\text{NEXT}_{\text{conn}} \geq 40 - 20\log(f/100) \text{ dB}$$

Eq. 33–14

Test Setup:




Figure 33.4.3 –Test Setup for Midspan NEXT

Procedure:

1. Setup DUT in test fixture as shown in figure 33.4.3
2. Perform transmission calibration on VNA
3. Measure NEXT for 1-100MHz.

Observable Results:

- The NEXT loss should exceed the requirement enumerated by equation 33–12. When the requirement for NEXT loss is greater than 65 dB (as governed by equation 33–12), the requirement reverts to the 65 dB minimum.

33.4.4: PSE Impedance Balance

Purpose: To verify that the common-mode to differential-mode impedance balance of the transmit and receive pairs of the PI is greater than the specified limits.

References:

- [1] IEEE DraftP802.3at™/D3.1: Section 33.4.3, Figure 33–19
- [2] IEEE DraftP802.3at™/D3.1: Subclause 33.9.3.4, Item EL13

Resource Requirements:

- Vector Network Analyzer
- Impedance Balance Test Circuit
- 125MHz Balun

Last Modification: May 13, 2008

Discussion: The standard defines impedance balance as a measurement of the common-mode-to-differential-mode offset of the PI. Impedance balance is further defined by the following equation:

$$20\log_{10}(E_{cm}/E_{dif}) \tag{Eq. 33–13}$$

E_{cm} is an externally applied AC voltage as shown in Figure 33–19 [shown below] and E_{dif} is the resulting waveform due only to the applied sine wave. The test circuit is reprinted for convenience below:




Figure 33–22—PI impedance balance test circuit

The impedance balance of the transmit and receive pairs should meet or exceed the following minimum requirements:

10 Mb/s PHY	100 Mb/s or greater PHY
$29 - 17\log_{10}(f/10)$ dB	$34 - 19.2\log_{10}(f/50)$ dB
Equation 33–11	Equation 33–12

where f is the frequency in MHz.

Test Setup:




Figure 33.4.4 Impedance Balance Test Setup

Procedure:

1. Setup the DUT as shown in figure 33.4.4
2. Measure E_{dif} over the specified frequency range.
3. Compute the Impedance Balance.
4. Repeat the measurement with the receive pairs of the PSE.

Observable Results:

- The common-mode to differential-mode impedance balance of the transmit and receive pairs is defined as $20\log_{10}(E_{CM}/E_{D_OUT})$ where E_{cm} is an externally applied AC voltage and E_{D_OUT} is the resulting waveform due only to the applied sine wave. This can be seen in figure 33–19, reprinted above for convenience.
- The common-mode to differential-mode impedance balance for a 10Mb/s transmitter and receiver should exceed $29-17\log_{10}(f/10)$ (where f is the frequency in MHz) over the frequency range of 1.0 MHz to 100 MHz
- The common-mode to differential-mode impedance balance for a 100Mb/s transmitter and receiver should exceed $34-19.2\log_{10}(f/50)$ (where f is the frequency in MHz) over the frequency range of 1.0 MHz to 100 MHz

Possible Problems: None

33.4.5: PSE Common Mode Output Voltage

Purpose: To verify that the common mode AC output voltage at the PI is below the conformant limits.

References:

- [1] IEEE DraftP802.3at™/D3.1: Section 33.4.4, Figure 33-21
- [2] IEEE DraftP802.3at™/D3.1: Subclause 33.9.3.4, Item EL14


Resource Requirements:

- Vector Network Analyzer

Last Modification: May 13, 2008

Discussion: From the standard: “The magnitude of the common-mode AC output voltage measured according to Figure 33–23 and Figure 33–24 at the transmit PI while transmitting data and with power applied, E_{cm_out} , should not exceed 50 mV peak when operating at 10 Mb/s, and 50 mV peak-to-peak when operating at 100 Mb/s or greater. The magnitude of the common-mode AC voltage should not exceed 50mV peak-to-peak measured at all other PIs. The frequency of the measurement should be from 1 MHz to 100 MHz.”

Test Setup:



**Capacitor impedance less than 1 Ω
from 1 MHz to 100 MHz

Figure 33–23—Common-mode output voltage test

Procedure:

1. Configure the device to transmit in 10 Mb/s
2. Using Smartbits, force the device to send data
3. Set up the DUT with the appropriate test jig
4. Measure the common mode AC output voltage
5. Repeat steps 1–4 with device transmitting at 100Mb/s

Observable Results:

*The University of New Hampshire
InterOperability Laboratory*

- The magnitude of the common-mode AC output voltage, E_{cm_out} , should not exceed 50 mV peak when operating at 10 Mb/s, and 50 mV peak-to-peak when operating at 100 Mb/s or greater.
- The magnitude of the common-mode AC voltage should not exceed 50mV peak-to-peak measured at all other PIs.

Possible Problems: None

Group 5: DATA LINK LAYER CLASSIFICATION TESTS

Scope: This group of tests deals with conformance parameters specific to the Data Link Layer Classification scheme.

Overview: These tests are designed to identify problems with IEEE *Draft*P802.3at™/D3.1 Clause 33 compliant devices. Specifically, the problems related to the Data Link Layer Classification protocol.

33.5.1: DTE Power via MDI Classification Type, Length, Value (TLV) Field

Purpose: To verify that a PSE or PD that supports Data Link Layer classification correctly formats its TLV.

Reference:

[1] IEEE *DraftP802.3at™/D3.1*: Subclause 33.7.2, Figure 33-26

[2] IEEE *DraftP802.3at™/D3.1*: Subclause 33.9.3.2

Resource Requirements:

- DUT
- DSO
- Testing Station

Last Modification: June 27, 2008

Discussion: A PD or a PSE that supports Data Link Layer classification “shall support the DTE Power via MDI classification Type, Length, Value (TLV) defined in Subclause 33.7.2.” This test determines whether or not the DUT successfully formats its TLV as defined in Subclause 33.7.2. The standard also defines that a PD or PSE supporting Data Link Layer classification shall send power management Protocol Data Units (PDUs) at least once every 30 seconds, and each of these PDU is required to contain the DTE Power Via MDI classification TLV. This test also implicitly verifies this timing requirement.




Figure 33–26—DTE Power via MDI classification TLV format

Test Setup: Connect the powered-on DUT to the test station.

Procedure:

1. Ensure the default values are configured on the DUT.
2. Enable transmission of the Power Via MDI classification TLV.
3. Start Capture on Test Station.
4. Wait 31 seconds.
5. Extract LLDP information from DUT.

*The University of New Hampshire
InterOperability Laboratory*

Observable Results:

- (a) The Test Station must capture properly formatted LLDPUs containing the Power Via MDI classification TLV
 - a. The power type field should be set to 01 for a PD and 00 for a PSE
 - b. The power source field should be set according to the power type field:
 - i. If the power type field is set to PD, the power source field should be set to 01 when the PD is being powered only through the PI; it should be set to 10 when the PD is being powered from a local supply; it should be set to 11 when the PD is being powered by both a local supply and through the PI; it should be set to 00 when no information is available.
 - ii. If the power type field is set to PSE, the power source field should be set to 01 when the PSE is sourcing its power through the PI from its primary supply; it should be set to 10 when the PSE is sourcing its power through the PI from a backup source; it should be set to 00 when this information is not available.
 - c. The power priority field should be set according to the power type field:
 - i. If the power type field is set to PD, the power priority should be set to the power priority configured for the device. If a PD is unable to determine its power priority, this field should be set to 00.
 - ii. If the power type is PSE, this field shall be set to 00.
 - d. The Requested PD power value should contain the currently required power level as defined in Table 33-23.
 - e. The Actual power type/source/priority field should contain a bit-map of the actual power type, source, and priority as defined in Table 33-22
 - f. The PD actual power value field should contain the current PD power value as defined in Table 33-23
 - g. The acknowledge field should contain a value to indicate the response of the last change in the requested power value, according to Table 33-24
 - i. This field shall be set to 00 unless the state machine enters the REMOTE ACK or REMOTE NACK states. Following entry into the REMOTE NACK state, the device shall send a PDU with this field set to 0.
- (b) This PDU must be received at least once over a period of 30 seconds

Possible Problems: This test is only applicable to devices that support Data Link Layer classification. Information about device powering status may or may not be available.

33.5.2: Data Link Layer Classification timing Requirements

Purpose: To verify that a PSE or PD that supports Data Link Layer classification meets the LLDPDU timing requirements.

Reference:

[1] IEEE DraftP802.3at™/D3.1: Subclause 33.7.5

Resource Requirements:

- DUT
- DSO
- Testing Station

Last Modification: June 24, 2008

Discussion: A PD or a PSE that supports Data Link Layer classification must successfully transmit Data Link Layer Classification information. There are three timing requirements that must be met.

First, an LLDPDU containing a DTE Power via MDI classification TLV shall be sent within 5 minutes of Data Link Layer classification being enabled in a PD as indicated by the variable `pd_dll_enabled`, or in a PSE as indicated by the variable `pse_dll_enabled`.

Second, an LLDPDU containing a DTE Power via MDI classification TLV with the Acknowledge field set to either “acknowledge” or “non-acknowledge” shall be sent within 5 minutes of an LLDPDU containing a DTE Power via MDI classification TLV being received with the Requested power value field not equal to the actual power value field.

Finally, an LLDPDU containing a DTE Power via MDI classification TLV with the Acknowledge field set to “not part of acknowledge cycle” shall be sent within 5 minutes of an LLDPDU containing a DTE Power via MDI classification TLV with the Acknowledge field set to either “acknowledge” or “non-acknowledge.”

This test determines whether the DUT meets these timing requirements.

Test Setup: Connect the powered-on DUT to the test station.

Procedure:

1. Ensure the default values are configured on the DUT.
2. Enable transmission of the Power Via MDI classification TLV.
3. Start capture on Test Station.
4. Wait 5 minutes.
5. Extract LLDP information from DUT.

*The University of New Hampshire
InterOperability Laboratory*

Observable Results: After 5 minutes, the DUT should have transmitted valid LLDPDUs in each of the three circumstances outlined in the discussion.

Possible Problems: This test is only applicable to devices that support Data Link Layer classification. Information about device powering status may or may not be available.