

<ul> <li>3 Contents</li> <li>4</li> <li>5</li> <li>6</li> <li>7</li> <li>8 Modification Record</li> <li>9</li> <li>10 Acknowledgements</li> <li>11</li> <li>12 Introduction</li> <li>13 Summary of Test Pre-requisites and Compliance Classifiers</li></ul>	3
<ul> <li>Modification Record</li> <li>Modification Record</li> <li>Acknowledgements</li> <li>Introduction</li> <li>Summary of Test Pre-requisites and Compliance Classifiers</li></ul>	3
8       Modification Record         9       10         10       Acknowledgements         11       12         12       Introduction         13       Summary of Test Pre-requisites and Compliance Classifiers	3
10       Acknowledgements         11       11         12       Introduction         13       Summary of Test Pre-requisites and Compliance Classifiers         14       SECTION LTNCY: Part Latance Massurement	
11       12       Introduction         13       Summary of Test Pre-requisites and Compliance Classifiers	3
14       SECTION LINCT. FOR Latency Measurement.         15       Group 1: Port Latency on a 1-step Transparent Clock.         16       Test LTNCY.1.1 — Port Egress Latency Behavior on a 1-Step TC.         17       Test LTNCY.1.2 — Port Ingress Latency Behavior on a 1-Step TC.         18       Group 2: Port Latency on a Single Active Link         19       Test LTNCY.1.1 — Port Egress Latency Behavior on a Single Active Link         20       Test LTNCY.2.1 — Port Ingress Latency Behavior on a Single Active Link         21       Test LTNCY.2.2 — Port Ingress Latency Behavior on a Single Active Link         22       Test LTNCY.2.2 — Port Ingress Latency Behavior on a Single Active Link         23       Test LTNCY.2.2 — Port Ingress Latency Behavior on a Single Active Link         24       Appendix A Egress Latency Calculation when IPPS available         23       Appendix B Ingress Latency Calculation when IPPS available.         24       33         35       36         36       37         38       39         39       40         41       41         42       41         43       44         44       45         46       47         48       44	<b>4</b> 6 7 8 9 9 11 13 14 16 18 20

			1588 Po	ort Latency Test Plan				
	Modification Record							
-	Version	Date	Editor(s)	Comments				
	1.0.0	2018-03-07	Bob Noseworthy	Initial Test Suite release with single port standard's based support (no test modes required).				
	0.0.1	2015-02-11	Bob Noseworthy	Initial Pre-release Review Test Suite				
			Acl	knowledgements				
follo	The Univer wing indiv	rsity of New H iduals in the d	ampshire's InterOpe evelopment of this t	erability Laboratory would like to acknowledge the efforts of the est plan:				
		Garrie	ck Craft	UNH InterOperability Laboratory				
		Jeff L	aird	UNH InterOperability Laboratory				
		Bob N	Noseworthy	UNH InterOperability Laboratory				
		Branc	lon Smith	UNH InterOperability Laboratory				
		Ethan	Stewart	UNH InterOperability Laboratory				

# Introduction

*Test Plan Scope*: To focus on the evaluation of a Port's egress and ingress latency in relation to the port's timestamping plane via direct measurement of the device under test (DUT).

The University of New Hampshire's InterOperability Laboratory (UNH-IOL) is a non-profit institution designed to provide third party neutral validation of networking products. This document defines the tests that will be executed by the UNH-IOL IEEE 1588/Precision-Time-Protocol Consortium to provide independent validation of industry member's IEEE 1588 products.

These tests are designed to determine if a product conforms to certain requirements defined in the IEEE 1588-2008 standard (hereafter referred to as the "1588"). Specifically this test plan focuses on the DUT's 1588 Port's correction for known Port Ingress and Egress delays. These latencies must be properly accounted for in a 1588 system or time error can accumlate. Such error would be a result of the asymmetry between the media and the timestamping plane.

Successful completion of all tests contained in this suite does not guarantee that the tested device will successfully
 operate with other 1588 products. However, when combined with a satisfactory level of interoperability testing,
 these tests provide a reasonable level of confidence that the Device Under Test (DUT) will function properly in
 many 1588 environments.

The tests contained in this document are organized in order to simplify the identification of information related to a test, and to facilitate the actual testing process. Tests are separated into groups, primarily in order to reduce setup time in the lab environment, however the different groups typically also tend to focus on specific aspects of device functionality. A three-number, dot-notated naming system is used to catalog the tests (e.g., "Test 9.1.1"), where the first number always indicates the specific section of the referenced standard on which the test suite is based. The second and third numbers indicate the test's group number and test number within that group, respectively. This format allows for the addition of future tests in the appropriate groups without requiring the renumbering of subsequent un-related tests.

The test definitions themselves are intended to provide a high-level description of the motivation, resources, procedures, and methodologies specific to each test. Formally, each test description contains the following sections:

- **Test Label:** The test label and title constitute the first line of the test block. The test label is the concatenation of the short test suite name, group number, and the test number within the group, separated by periods
- 41Purpose:The Purpose is a brief statement outlining what the test attempts to achieve. It is usually phrased42as a simple assertion of the feature or capability to be tested.

43Device TypeThe Device Type Pre-requisites and Compliance Classifier section notes for each part of the45Pre-test what the pre-requisite conditions are for the given Device Type. The Compliance Classifier46Requisites,denotes whether the test part, for the identified Device Type meeting the identified pre-requisite47&conditions, is one of the following:

48	Compliance	Classifier	Meaning
$49 \\ 50$	Classifier:	Mandatory	Test part is required by the referenced standards and/or specifications if the DUT matches the Device Type.
51 52 52		Conditional Mandatory	Test part is required by the referenced standards and/or specifications if the pre-requisite condition is true and the DUT matches the Device Type.
53 54 55		Optional	Test part has a pass/fail criteria, but failure does not imply the device is not compliant based on this result alone.
56 57		Informative	Test part has no pass/fail, but the observations may have value.

©2015-2018 —University of New Hampshire's InterOperability Laboratory (UNH-IOL)

References:	The References specific reference understanding the by a bracketed n in the test descri- document itself	section specifies all reference material external to the test plan, including the ces for the test in question, and any other references that might be helpful in the test methodology and/or test results. External sources are always referenced umber (e.g. [1]) when mentioned in the test description. Any other references ption that are not indicated in this manner refer to elements within the test suite (e.g. "Appendix 5.A" or "Table 5.1.1-1").
Resource Require- ments:	The Resource R form the test. The gear. In some ca manufacturer/m	equirements section specifies the test hardware and/or software needed to per- his is generally expressed in terms of minimum requirements for abstract test ses precise equipment requirements may be provided with examples of specific odel information provided.
Modification History:	The Modificatio	n History logs the changes for this test since its introduction.
Discussion:	The Discussion including any as limitations.	is a general discussion of the test and relevant section of the specification, sumptions made in the design or implementation of the test as well as known
Test Setup:	The setup section test procedure m	n describes the initial configuration of the test environment. Elements of the aay change the test environment as the test progresses.
Procedure:	The procedure so a cookbook apprable results. The tool limitations of	ection contains the systematic instructions for carrying out the test. It provides roach to testing, and may be interspersed with requirements to record observ- ese procedures should be the ideal test methodology, independent of specific or restrictions.
Observable Results:	This section list verify that the D this section prov fail outcome for of a specific ob- considered failir Only if no fail c test be deemed a	s the specific observable items that can be examined by the tester in order to UT is operating properly. When multiple values for an observable are possible, ides a short discussion on how to interpret them. The determination of a pass or a particular test is generally based on the successful (or unsuccessful) detection servable. A general note on scripting: All tests are presumed to initially be ag, and remain so if any single fail-condition is met for the test part in question. onditions are met, and the explicitly stated pass-conditions observed, will the a pass.
	If, for any reason part of the test i that are met).	n, none of the conditions of a part of a test are met (either pass or fail) then that s considered a failure (exceptions only being for WARN or INFO conditions
	A strong prefere than falsely pass have only one o	nce is to have any part of a test err on the side of falsely failing a device rather sing the device. Whether through automation or manual execution, tests can f five outcomes:
	Status	Meaning
	PASS	Test part meets all PASS criteria, with no FAIL or WARN conditions met.
	FAIL	Test part meets at least one FAIL criteria, or fails to meet any criteria.
	N/A	Test part is Not Applicable to the device.
	WARN	Test part does not meet a failing criteria, but behavior is not recommended and Warned against.
	INFO	Test part has no pass/fail criteria, but the observation may have value to the device manufacturer or industry-at-large.
Possible Problems:	This section con test results in ce	tains a description of known issues with the test procedure, which may affect rtain situations.

A ´	e Type Prerequisi Applies To Device	tes and Compliance Classifier: Type Prerequisite Conditions	Classifier
	1-Step TC	DUT must provide a mechanism to insert the egress time-stamp for a packet into the transmitted packet as a 1-Step operation. The DUT must also provide a 1PPS signal.	Informative
Fest L' Devic	TNCY.1.2 — Port e Type Prerequisi	Ingress Latency Behavior on a 1-Step TC tes and Compliance Classifier:	
Part /	Applies To Device	Type Prerequisite Conditions	Classifier
A :	1-Step TC	DUT must provide a mechanism to insert the ingress time-stamp for a packet received by the port under test into the transmitted packet on a port not under test. The DUT must also provide a 1PPS signal.	Informative
Fest L'	TNCY.2.1 — Port	Egress Latency Behavior on a Single Active Link	
Part /	Applies To Device	Type Prerequisite Conditions	Classifier
A T	TC,BC or OC	DUT must either (a) respond to Delay_Req Messages; or (b) respond to Pdelay_Req Messages; or (c) provide a mechanism to insert the egress time-stamp for a packet into a subsequently transmitted packet; or (d) provide a means to the test station to read the egress time-stamp. The DUT must also provide a 1PPS signal with known de- lay from signal appearance at the signal header, to true one second roll-over of the timestamper.	Conditional Mano
fest L' Device Part <i>I</i>	TNCY.2.2 — Port e Type Prerequisi Applies To Device	Ingress Latency Behavior on a Single Active Link tes and Compliance Classifier: Type Prerequisite Conditions	Classifier
A 1	TC,BC or OC	DUT must either (a) respond to Delay_Req Messages; or (b) respond to Pdelay_Req Messages; or (c) provide a mechanism to insert the ingress time-stamp for a packet into a subsequently transmitted packet; or (d) provide a means to the test station to read the ingress time-stamp. The DUT must also provide a 1PPS signal.	Conditional Manc

# SECTION LTNCY: Port Latency Measurement

# **Overview:**

This selection of tests verifies various requirements of IEEE 1588 Transparent Clocks defined by the IEEE 1588-2008 standard.

The functionality verified in this section is intended to be independent of any particular IEEE 1588 profile; focusing instead on standard defined behaviors of a Transparent Clock (TC), and more specifically, those aspects that would be most likely to be specific to a given silicon implementation. The tests in this section do not presume which IEEE 1588 profile or profiles the silicon may be intented to support.

Comments and questions regarding the documentation and/or implementation of these tests are welcome, and may
 be sent to ptplab@iol.unh.edu.

### Notes:

These tests are currently targeted at Ethernet-based, full-duplex, point-to-point transports; some modifications
may be required for other network transports.

 $\begin{array}{c}
 1 \\
 2 \\
 3
 \end{array}$ 

 $\frac{5}{6}$ 

# Group 1: Port Latency on a 1-step Transparent Clock

## **Overview:**

 $\begin{array}{c}
 1 \\
 2 \\
 3
 \end{array}$ 

 $\frac{4}{5}$ 

 $\frac{6}{7}$ 

8

9

10

11 12

13

This group collects tests relating to the measurement of the latency of a Port of the DUT. These tests focus on establishing a baseline set of measurements for an active link on a Transparent Clock. Future groups of tests examine latency for other device classes as well as the potential causes for latency variation and the management ability to update latency correction fields.

Note: The tests in this group can generally be replaced with the test expectations of the group 2 tests. This test group is left in this test plan version for legacy reasons only and will likely be removed in future updates.



## Test LTNCY.1.1 — Port Egress Latency Behavior on a 1-Step TC

**Purpose:** To measure the Device's Port under test to determine the Port's Egress Latency relative to the MDI and DUT's time-stamper time-base.

Par	t Applies To Dev	ice Type Prerequisite Conditions	Classifier
А	1-Step TC	DUT must provide a mechan	ism to insert the egress Informative
		time-stamp for a packet into t	he transmitted packet as
		a 1-Step operation. The DUT	must also provide a 1PPS
		signal.	
Ref	erences: [1] IE [2] <i>Ib</i>	EE Std 1588-2008: clause 7.3.4.1 <i>id</i> .: clause 7.3.4.2	[3] <i>Ibid</i> .: Figure 19
Res	ource Requirem	ents: Traffic Generator capable of arbi	trary frame generation.
Dig	ital Sampling Os	<i>cilloscone</i> (DSO) capable of sampling t	he transmitted signal sufficiently fast to decode the
sign	al and recover th	e transmitted bitstream (eg: 2GSps for 1)	00Base-TX) and also sampling the 1PPS output from
the	DUT in the same	capture.	······································
Line	<i>tap</i> capable of	providing the transmitted signal from the	e DUT to the DSO. This may be as simple as a dif
fere	ntial probe (eg:	or 100Base-TX), or a 50/50 optical split	ter (eg: for 1000Base-SX), or as complex as linetar
capa	able of providing	a directionally decoupled signal from the	e DUT's transmitter to the DSO (eg: for 1000Base-T
or 1	0GBase-T).		
	,		
Мо	dification Histor	y: 2015-02-11 — Initial Draft Release	
		• _ • • • • • - • • • • • • • • • • • •	
Dis	cussion: In an II	EEE 1588 PTP network, for a slave to d	etermine the time offset from the grandmaster with
higł	precision, the s	ave must know the combined path delay	y of all link segments as well as delays through any
inte	rvening internety	vorking equipment. Path delay can be d	etermined via two standard's based methodologies
end	-to-end (E2E), or	peer-to-peer (P2P).	
In e	ither case, the co	mputed path delay is impacted by any u	ncorrected asymmetry which can occur either in the
actu	al network link	eg: 2 fiber links where one fiber path is	s substantially different in length than the other) or
all t	oo commonly, th	rough the incorrect (or lack of) correction	on of the physical (PHY) layer's ingress and egress
dela	iys. These PHY c	elays are typically far greater on ingress	than egress for any given communication technology
due	to receive equali	zation and error correction techniques.	
ті. :		De is 2 De de la fact de la face	(h. D. d'. F. mar I. damar all directed the Media De
1 119	s lest measures the	The Device's Port under test to determine	the Port's Egress Latency relative to the Media De
pen	uent interface (N	a stored value of the low over Eastern Let	It is presumed that the DUI will be correcting the
ume	scamp based on	a stored value of the known Egress Late	ency for the Port. If this stored value is accurate to
con	ect the latency to	the MDI, then the measured latency en	or should ideally be zero.
Thi	test is currently	designated as "Informative" as no genera	al standard's set requirement exists for how small the
arro	r must be. In the	specific case of a given application for	a given profile a limit may exist but this is not the
gen	a must de. mut	specific case of a given application for	a given prome, a mint may exist out this is not the
gen	cial case.		
Tes	t Setun · Connec	t a channel of the DSO to the 1PPS from	the DUT Set the DSO to trigger on this channel or
the	rising edge of th	• 1PPS Set the trigger level as low as n	ossible while avoiding noise-induced false-triggers
Cor	nect the Line tan	to the transmitter output of the DUT with	the tap connected to a channel of the DSO Connect
the	Traffic Generato	r to a DUT port not under test. Configu	the Traffic Generator to send traffic that will be
forv	varded by the TC	out the port under test and timestamped	

Test Procedure		Test	Procedu	re:
----------------	--	------	---------	-----

 $\frac{1}{2}$ 

 $\frac{3}{4}$ 

 $\frac{6}{7}$ 

18
 19

 $\frac{24}{25}$ 

- Part A: 1-Step TC Port Egress Latency Error.
  - A:1 From the *Traffic Generator*, send traffic that the TC will 1-step timestamp on egress on the port under test. The rate should be at least one packet a second, or faster if possible provided the DUT timestamps each packet sent.
    - a) If the rate is not sufficiently high, the probability of the DSO capturing a packet sent in proximity to the DUT's 1PPS will be low.
- A:2 Trigger the DSO to perform a single capture.
- A:3 Analyze the capture to determine the start time of any transmitted packets, as well as the embedded timestamp sent by the DUT.
  - a) Download the capture trace and recover the bitstream.
  - b) Correct the DSO's timebase to that of the DUT (refer to Appendix A: Egress Latency Calculation when 1PPS available)
  - c) Compare the captured frame's start time to that of the DUT's Egress timestamp, correcting for any test setup delays (1PPS<sub>SignalLatency</sub> and LineTap<sub>SignalLatency</sub>).
  - A:4 Repeat steps A:2 and A:3 until sufficient frames have been analyzed (>=250).

#### **Observable Results:**

#### Part:Step Status Description

A:1 INFO The delta between the captured frame's start time vs the DUT's reported Egress timestamp is reported as the Egress timestamp error. The Max, Min, Mean, and Standard Deviation of the observed deltas is provided.

#### Possible Problems: None.

# Test LTNCY.1.2 — Port Ingress Latency Behavior on a 1-Step TC

 $\frac{1}{2}$ 

 $\begin{array}{c}
 3 \\
 4 \\
 5
 \end{array}$ 

**Purpose:** To measure the Device's Port under test to determine the Port's Ingress Latency relative to the MDI and DUT's time-stamper time-base.

Part Applies	To Device Type Prerequisite Conditions	<b>;</b>	Classifier
A 1-Step	C DUT must provide a m	echanism to insert the ingress	Informative
	time-stamp for a packet	received by the port under test	
	Into the transmitted pac	Ret on a port not under test. The	
	DOT must also provide	a ipps signal.	
References:	<ol> <li>IEEE Std 1588-2008: clause 7.3.4.7</li> <li><i>Ibid.</i>: clause 7.3.4.2</li> </ol>	[3] <i>Ibid</i> .: Figure 19	
Dosouroo Do	wirements. Traffic Constator conche	of arbitrary frame generation	
Traffic Monit	r canable of canturing arbitrary frames	of aroutary frame generation.	
Digital Samp	ing Oscilloscong (DSO) canable of sam	unling the transmitted signal suff	iciently fast to decode the
signal and rec the DUT in the	by the transmitted bitstream (eg: 2GSp e same capture.	s for 100Base-TX) and also samp	bling the 1PPS output from
Line tap capa	ble of providing the signal being transm	nitted to the DUT to the DSO. T	his may be as simple as a
differential pr	obe (eg: for 100Base-TX), or a 50/50 opt	ical splitter (eg: for 1000Base-SX	(), or as complex as linetap
capable of pro	viding a directionally decoupled signal f	rom the Traffic Generator's trans	smitter to the DSO (eg: for
1000Base-T	r 10GBase-T).		
Modification	History: 2015-02-11 — Initial Draft Re	elease	
Discussion: 1	n an IEEE 1588 PTP network, for a sla	ve to determine the time offset f	rom the grandmaster with
high precision	, the slave must know the combined part	th delay of all link segments as	well as delays through any
intervening in	ternetworking equipment. Path delay ca	an be determined via two standa	rd's based methodologies,
end-to-end (E	2E), or peer-to-peer (P2P).		
T '/I		. 1 . 1	· 1 · .1 · .1
In either case	the computed path delay is impacted by	any uncorrected asymmetry wh	ich can occur either in the
all too comm	k link (eg. 2 liber links where one liber	path is substantially different in	leuor's ingress and agress
delays These	PHV delays are typically far greater on it	press than egress for any given (	ayer's highess and egress
due to receive	equalization and error correction techni	aues	ommunication technology
	equalization and error correction teenin	ques.	
This test mea	sures the Device's Port under test to de	etermine the Port's Ingress Late	ency relative to the Media
Dependent In	erface (MDI) and DUT's timestamper ti	mebase. It is presumed that the l	DUT will be correcting the
timestamp ba	sed on a stored value of the known Ingr	ess Latency for the Port. If this	stored value is accurate to
correct the lat	ency to the MDI, then the measured late	ncy error should ideally be zero.	
	<u> </u>	5	
This test is cu	rently designated as "Informative" as no	general standard's set requireme	ent exists for how small the
error must be	In the specific case of a given applicat	ion for a given profile, a limit m	ay exist but this is not the
general case.			
Test Setup:	Connect a channel of the DSO to the 1PF	'S from the DUT. Set the DSO to	trigger on this channel or
the rising edg	e of the 1PPS. Set the trigger level as lo	w as possible while avoiding no	vise-induced false-triggers
Connect the <i>l</i>	<i>ine tap</i> to the receiver input of the DUT	, with the tap connected to a cha	nnel of the DSO. Note the
delay of the p	ath from the linetap to the DSO minus th	e delay of the path from the line	tap to the receiver input of
the DUT (usi	ig known-length cables), this delay is ret	terred to as $LineTap_{SignalLaten}$	cy.
Connect the '	<i>raffic Generator</i> to the DUT port under	test through the <i>Line tap</i> . Confi	gure the Traffic Generator
1			

 $\mathbf{2}$ where the Traffic Monitor is connected. Connect the Traffic Monitor to a DUT port not under test to receive the traffic sent by the Traffic Generator containing the timestamp inserted by the TC.  $\mathbf{6}$ **Test Procedure:** Part A: 1-Step TC Port Ingress Latency. A:1 From the *Traffic Generator*, send traffic that the TC will timestamp on ingress on the port under test. The rate should be at least one packet a second, or faster if possible provided the DUT timestamps each packet sent. a) If the rate is not sufficiently high, the probability of the DSO capturing a packet sent in proximity to the DUT's 1PPS will be low. A:2 Trigger the DSO to perform a single capture. A:3 Analyze the capture to determine the arrival time of any received packets, as well as the embedded timestamp sent by the DUT. a) Download the capture trace and recover the bitstream. b) Correct the DSO's timebase to that of the DUT (refer to Appendix B: Ingress Latency Calculation when 1PPS available) c) Compare the captured frame's arrival time to that of the DUT's Ingress timestamp, correcting for any test setup delays  $(1PPS_{SignalLatency} and LineTap_{SignalLatency})$ . A:4 Repeat steps A:2 and A:3 until sufficient frames have been analyzed (>=250). **Observable Results: Part:Step Status Description** A:1 INFO The delta between the captured frame's arrival time vs the DUT's reported Ingress timestamp is reported as the Ingress timestamp error. The Max, Min, Mean, and Standard Deviation of the observed deltas is provided. Possible Problems: None. 

# Group 2: Port Latency on a Single Active Link

### **Overview:**

 $\begin{array}{c}
 1 \\
 2 \\
 3
 \end{array}$ 

 $\frac{4}{5}$ 

 $\frac{6}{7}$ 

8

9

10

This group collects tests relating to the measurement of the latency of a Port of the DUT. These tests focus on establishing a baseline set of measurements for an arbitrary active link. Subsequent groups of tests examine the potential causes for latency variation and the management ability to update latency correction fields.

Note: The tests in this group are intended to be the principal tests performed in this test plan, either on an OC, BC or TC, that support either one-step or two-step, with either E2E or P2P peer delay measurement support. As some device types and capabilities may not be testable (eg: an E2E slave-only device), test modes or management access to ingress/egress time-stamps are required or the tests will not be able to be performed on such devices.



## Test LTNCY.2.1 — Port Egress Latency Behavior on a Single Active Link

Purpose: To measure the Device's Port under test to determine the Port's Egress Latency relative to the MDI and DUT's time-stamper time-base.

Part	: Applies To Device	Type Prerequisite Conditions	Classifier
4	TC,BC or OC	DUT must either (a) respond to Delay_Re	eq Messages; or Informative
		(b) respond to Pdelay_Req Messages; c	or (c) provide a
		mechanism to insert the egress time-sta	mp for a packet
		into a subsequently transmitted packet;	or (d) provide a
		means to the test station to read the egre	ess time-stamp.
		The DUT must also provide a 1PPS signal	with known de-
		lay from signal appearance at the signal	header, to true
		one second roll-over of the timestamper	· ·

[2] *Ibid*: clause 7.3.4.2

2122**Resource Requirements:** One or two test stations capable of acting as both a *Traffic Generator* and *Traffic* 

23Monitor.

1  $\mathbf{2}$ 3

4 5

 $\mathbf{6}$ 

7 8 9

20

24Traffic Generator capable of arbitrary frame generation with hardware timestamping of transmitted frames.

Traffic Monitor capable of capturing traffic and hardware timestamping of received frames. 25

26Modification History: 2018-03-07 — Initial Draft Release 27

28Discussion: In an IEEE 1588 PTP network, for a slave to determine the time offset from the grandmaster with 29high precision, the slave must know the combined path delay of all link segments as well as delays through any 30 intervening internetworking equipment. Path delay can be determined via two standard's based methodologies, 31end-to-end (E2E), or peer-to-peer (P2P). 32

33 In either case, the computed path delay is impacted by any uncorrected asymmetry which can occur either in the 34actual network link (eg: 2 fiber links where one fiber path is substantially different in length than the other) or, 35 all too commonly, through the incorrect (or lack of) correction of the physical (PHY) layer's ingress and egress 36 delays. These PHY delays are typically far greater on ingress than egress for any given communication technology 37 due to receive equalization and error correction techniques. 38

39 This test measures the Device's Port under test to determine the Port's Egress Latency relative to the Media De-40 pendent Interface (MDI) and DUT's timestamper timebase. It is presumed that the DUT will be correcting the 41 timestamp based on a stored value of the known Egress Latency for the Port. If this stored value is accurate to 42correct the latency to the MDI, then the measured latency should ideally be zero. 43

44 Test Setup: Connect a channel of the DSO to the 1PPS from the DUT. Set the DSO to trigger on this channel on 45the rising edge of the 1PPS. Set the trigger level as low as possible while avoiding noise-induced false-triggers.

46 Connect the Line tap to the receiver input of the DUT port under test, with the tap connected to a channel of the 47 DSO. Note the delay of the path from the linetap to the DSO minus the delay of the path from the linetap to the 48 receiver input of the DUT (using known-length cables), this delay is referred to as LineTap<sub>SignalLatency</sub>.

49Connect the Traffic Generator to the DUT port under test through the Line tap. Configure the Traffic Generator 50to send traffic that will be timestamped by the DUT on the port under test.

51If the DUT responds to Delay Req or Pdelay Req messages, only one Traffic Monitor is required, and the port 52connected is the port under test. 53

If the DUT is a BC or TC and can only receive a packet on one port, and emit the packet on another port (while 54

egress time-stamping that packet), then the port emitting the packet is the port under test. In this case, two Traffic 55Monitors will be required. If the egress time stamp is provided via management access, or by another means (eg: 56sent as a test mode on a third port, etc) this this test is adapted to the DUT's particular test mode features. 57

Test Pr	
Itst I I	ncedure.
Part A	Port Farass Latancy Rahavior
<i>ι ατι</i> Α. Δ·1	From the Traffic Generator, send traffic that the DUT timestamp on egress on the port under test. The
11.1	rate should be at least one nacket a second, or faster if possible provided the DUT timestamps each packet
	sent
	a) Traffic would typically be a packet such as a Pdelay Reg that the DUT will respond to on the same
	port with a two-step Pdelay Resp packet followed by a Pdelay Resp Follow Up with an egress
	timestamp embedded within the packet.
	b) Traffic should be timed such that the packet is received by the DUT sufficiently before the one
	second roll-over that the DUT's timestamped egress packet would be as close to the one second
	roll-over as possible. (eg: if a Pdelay_Req message typically takes 2ms to be responded to with
	a Pdelay_Resp_Follow_Up, send the Pdelay_Req from the Traffic Generator 2ms before the one
	second roll-over.)
A:2	Trigger the DSO to perform a single capture.
A:3	Analyze the capture to determine the start time of any transmitted packets, as well as the embedded
	umestamp sent by the DUI.
	a) Download the capture trace and recover the ditstream.
	when 1PPS available)
	c) Compare the captured frame's start time to that of the DUT's Foress timestamp, correcting for any
	test setun delays (1PPS <sub>signal</sub> atoma and LineTansianal storay)
A:4	Repeat steps A:2 and A:3 until sufficient frames have been analyzed (>=1000 typically).
Observ	able Results:
Part:St	ep Status Description
A:1	INFO The delta between the captured frame's start time vs the DUT's reported Egress timestamp is
	reported as the Ferrers timestance even The May Min Mass, and Standard Deviation of the
	reported as the Egress timestamp error. The Max, Min, Mean, and Standard Deviation of the
Possible	e Problems: None.
Possibl	e Problems: None.
Possibl	e Problems: None.
Possible	e Problems: None.

## Test LTNCY.2.2 — Port Ingress Latency Behavior on a Single Active Link

 $\begin{array}{c}
 1 \\
 2 \\
 3
 \end{array}$ 

4

5

**Purpose:** To measure the Device's Port under test to determine the Port's Ingress Latency relative to the MDI and DUT's time-stamper time-base.

Part Appli	es To Device Typ	e Prerequisite Conditions		Classifier
A TC,BC	c or OC	DUT must either (a) respond (b) respond to Pdelay_Req M mechanism to insert the ingre into a subsequently transmit means to the test station to re The DUT must also provide a	to Delay_Req Messages; or Messages; or (c) provide a ess time-stamp for a packet ed packet; or (d) provide a ead the ingress time-stamp. 1PPS signal.	Informative
References	: [1] IEEE Std [2] <i>Ibid</i> : clau	1588-2008: clause 7.3.4.1 ise 7.3.4.2	[3] <i>Ibid</i> : Figure 19	
Resource ]	Requirements:	One or two test stations capab	ble of acting as both a Tra	ffic Generator and Traffic
Monitor. Traffic Cor	anaton conchia o	forhitrory from a concration wit	h hardwara timastamping a	f transmitted frames
Traffic Mor	<i>itor</i> capable of c	apturing traffic and hardware ti	mestamping of received fra	imes.
Modificati	on History: 2018	8-03-07 — Initial Draft Release		
Discussion	• In an IEEE 159	88 PTP network for a slave to	determine the time offset t	rom the grandmaster with
high precis	ion the slave mu	ist know the combined path del	av of all link segments as a	vell as delays through any
intervening	internetworking	equipment Path delay can be	determined via two standa	rd's based methodologies
end_to_end	(F2F) or peer-to	-neer (P2P)	determined via two standa	iu s based memodologies,
chu to chu	(121), of peer to	, peer (121).		
In either ca	se, the computed	path delay is impacted by any	uncorrected asymmetry wh	ich can occur either in the
actual netw	ork link (eg: 2 f	iber links where one fiber path	is substantially different in	length than the other) or,
all too com	monly, through t	he incorrect (or lack of) correc	tion of the physical (PHY)	layer's ingress and egress
delays. The	ese PHY delays a	re typically far greater on ingres	s than egress for any given of	communication technology
due to rece	ive equalization a	and error correction techniques.		
This test n	easures the Dev	ice's Port under test to determ	ine the Port's Ingress Late	ency relative to the Media
Dependent	Interface (MDI)	and DUT's timestamper timeba	se. It is presumed that the I	OUT will be correcting the
timestamp	based on a stored	d value of the known Ingress L	atency for the Port. If this	stored value is accurate to
correct the	latency to the MI	DI, then the measured latency sl	nould ideally be zero.	
T (C)	C ( 1			
1est Setup	Connect a chan	Set the triagen level of level of the	n the DUT. Set the DSO to	trigger on this channel on
Connoct th	age of the TPPS.	Set the trigger level as low as p	ossible while avolding nois	se-induced faise-triggers.
DSO Note	the delay of the	nation to the line of the DOT point	$\Omega$ minus the delay of the n	oth from the lineton to the
transmit ou	the delay of the DUT	fusing known-length cables)	bis delay is referred to as $I$	ineTana.
Connect th	e Traffic General	for to the DUT port under test f	hrough the <i>Ling tan</i> Confi	aure the Traffic Generator
to send traf	fic that will be ti	mestamped by the DUT on the	nough the <i>Ethe tup</i> . Conn ort under test	gure the trajfic Generator
If the DUT	responds to Del	av Reg or Pdelav Reg messag	es. only one <i>Traffic Monito</i>	pr is required, and the port
connected i	is the port under	test.		requires, una me port
If the DUT	is a BC or TC an	d can only receive a packet on o	ne port (while ingress time-	stamping that packet), and
emit the pa	cket on another r	port, then the port receiving the	packet is the port under tes	st. In this case, two <i>Traffic</i>
Monitors w	vill be required. I	f the ingress time stamp is provi	ded via management access	s, or by another means (eg:
sent as a te	st mode on a third	d port, etc) this this test is adapted	ed to the DUT's particular t	est mode features.
			*	

 $\frac{1}{2}$ 

 $\frac{3}{4}$ 

5

 $\frac{6}{7}$ 

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

 $\begin{array}{c} 30\\ 31\\ 32\\ 33\\ 34\\ 35\\ 36\\ 37\\ 38\\ 39\\ 40 \end{array}$ 

<b>Part A:</b> Port Ingress Latency I	Behavior.
---------------------------------------	-----------

- A:1 From the *Traffic Generator*, send traffic that the DUT timestamp on ingress on the port under test. The rate should be at least one packet a second, or faster if possible provided the DUT timestamps each packet sent.
  - a) Traffic would typically be a packet such as a Pdelay\_Req that the DUT will respond to on the same port with a Pdelay\_Resp packet with an ingress timestamp embedded within the packet.
- b) Traffic should be timed such that the packet is received by the DUT sufficiently before the one second roll-over that the DUT's timestamped egress packet would be as close to the one second roll-over as possible. (eg: if a Pdelay\_Req message typically takes 1ms to be responded to, send the Pdelay\_Req from the *Traffic Generator* 1ms before the one second roll-over.)
- A:2 Trigger the DSO to perform a single capture.
- A:3 Analyze the capture to determine the start time of any transmitted packets, as well as the embedded timestamp sent by the DUT.
  - a) Download the capture trace and recover the bitstream.
  - b) Correct the DSO's timebase to that of the DUT (refer to Appendix B: Ingress Latency Calculation when 1PPS available)
  - c) Compare the captured frame's start time to that of the DUT's Egress timestamp, correcting for any test setup delays (1PPS<sub>SignalLatency</sub> and LineTap<sub>SignalLatency</sub>).
- A:4 Repeat steps A:2 and A:3 until sufficient frames have been analyzed (>=1000 typically).

#### 23 **Observable Results:**

Part:St	ep Status	Description
A:1	INFO	The delta between the captured frame's start time vs the DUT's reported Ingress timestamp
		is reported as the Ingress timestamp error. The Max, Min, Mean, and Standard Deviation of the observed deltas is provided.

#### Possible Problems: None.

41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

# Appendix A Egress Latency Calculation when 1PPS available

For proper path delay calculations to occur, the egress and ingress latencies must be symmetrical at what is generally referred to as a time-stamping plane. A typical transceiver will have higher latencies on receive (ingress) than on transmit (egress). To correct for this, a PTP Port must compensate for the known asymmetrical physical layer delays to a common time-stamping plane. This plane generally should be at the media dependent interconnect (MDI) of the PTP Port (eg: RJ-45 connector). While accurate time can be relayed independent of the plane's location, IEEE 802.1AS requires the corrections to occur at the MDI such that the path delay corresponds to the actual 10 link delay, thereby allowing for the reliable detection of undesired legacy network equipment (eg: full-duplex 11 repeaters / buffered distributors) that would otherwise introduce packet delay variation.

1213

1  $\mathbf{2}$ 3

4

5

6

7

8

9

Any error in the Port's correction for the egress latency to a common time-stamping plane can contribute to asym-14metry and thus static error in recovered time. The process to evaluate an implementation's egress time-stamp 15latency when a 1PPS is present is explained in detail in this appendix. 16

17Initial assumptions include that the implementation's transmit clock rate and time-stamper clock rate are stable 18 over a brief observation window (tens to hundreds of microseconds). Another assumption, for the technique 19described in the appendix, the device under test (DUT) is presumed to not be syntonizing nor synchronizing its 20local clock with any other entity. Reported Egress Latency measurements will be reported in the time base of the 21DUT's time-stamping clock. 22

23The methodology explained in this appendix also presumes the DUT exposes a one pulses per second (1PPS) indi-24cation driven by the DUT's time-stamper. The delay from the 1 second roll over (999,999,999ns to 000,000,000ns) 25to the external signal pin being driven must be known and is referred to as the  $1PPS_{SignalLatency}$ . 26

27

The basic setup requires a real-time digital storage oscilloscope (DSO) to capture the transmitted signaling from 28the DUT. For example, with 100Base-TX, this would mean the differential pair transmitted on the twisted pair 29cable. This differential signal is sampled at 500ps per sample or faster. The DSO is triggered by the rising edge of 30 the 1PPS signal, with a trigger level set as low as possible to detect the event as early as possible, while avoiding 3132 false triggers. 33

The easiest setup for this technique involves a DUT that transmit packets that will have an egress time-stamp 34inserted into them as a one-step operation; otherwise, the DUT must provide the time-stamp for the time-stamped 35 packet through some means (eg: Pdelay Resp Follow Up message containing the egress time-stamp for a Pde-36 37 lay Resp message transmitted by the DUT).

38

With the time-stamp for each transmitted packet known, the remaining difficulty is in establishing the start of 39 frame of each time-stamped transmitted packet relative to the DUT's 1PPS signal. This is done by first recovering 40 the ideal clock of the transmitted signal. This clock is then used to sample the transmitted signal to determine the 41 symbols sent as well as the start of each unit interval (UI) relative to the 1PPS from the DUT. Once the symbol 42data and relative time is known, it is a straightforward process to identify each packet sent, and where the start 43of each frame occurs within each packet. IEEE 1588-2008 defines per 7.3.4.1 the time-stamping point of an 44 Ethernet packet as the first bit of data following the Start of Frame Delimiter (Sof or SFD), as shown in A.1 below 45and is quoted as follows: "Unless otherwise specified in a transport-specific annex to this standard, the message 46time-stamp point for an event message shall be the beginning of the first symbol after the Start of Frame (SOF) 47delimiter." 48



 $\frac{1}{2}$ 

3 For each given capture from the DSO, 'n' time-stamped frames may be observed. The DUT's time-stamp for each 4 frame must be recorded, as well as the time the time-stamp point is observed relative to the DUT's 1PPS (generally referred to as the *relative SoF time*). If 10 frames were captured in a single capture from the DSO, the error between 5 $\mathbf{6}$ observed egress time and reported egress time could be readily calculated for these 10 frames, however the end 7result would only be valid if the time-stamper and network transmission rate were synchronous, and the DSO's sampling rate (at 500ps/sample) was also synchronous with the DUT's transmissions. As this is generally not the 8 9 case, the rate difference between the transmitted time-stamped packets, the associated time-stamps, and the DSO's 10 sampling rate must be computed and corrected. Given the high quality of most DSO samplers, the majority of any timing error would typically be in the variation of the DUT's actual transmission rate from the ideal. 11 12

When multiple packets are available in the DSO capture, the rate ratio can be determined by first computing the difference between the *relative SoF time* of a time-stamped frame and the previous *relative SoF time*. The difference between the associated time-stamp and the previous time-stamp is also computed. The *relative SoF time* difference is then divided by the associated time-stamp difference to compute the instantaneous rate ratio. This is done for all observed time-stamped frames and an average rate ratio computed. This average rate ratio is then multiplied by the originally calculated *relative SoF time*, thus correcting the *relative SoF time* to the timestamper's timebase.

20

28

When only one packet is available in the DSO capture, the recovered bit rate of the transmitted signal can be used as this is analogous to the rate ratio determination process outlined above. The recovered bit rate divided by the nominal bit rate (eg: 8ns for 100Base-TX) thus yields the rate ratio of the DSO sample rate to the DUT's clock rate. The DUT's time-stamper and packet transmission system are generally synchronous and thus this is presumed to be the case. This rate ratio is then multiplied by the originally calculated *relative SoF time*, thus correcting the *relative SoF time* to the time-stamper's timebase. Either technique has been shown to produce identical results (to 16 significant figures), which is readily supported by inspection when the two approaches are examined.

29Note, without the correction described above, the absolute value of the observed error between relative SoF time 30 and associated time-stamp would grow linearly the farther the observed relative SoF time is from the observed 311PPS signal on the DSO, due typically to the rate difference between the DUT and the DSO. The 1PPS signal 32serves as the point of known commonality between the two time-bases, as this signal serves as the zero-time for 33 the captured network signal, from which the *relative SoF time* is derived, and the zero time for the DUT's time-34stamper. With the correction applied to bring the *relative SoF time* into the time-stamper's timebase, the observed 35error does not grow linearly, but instead varies in a Gaussian manner as expected (principally attributed to the 36 wander of the DUT's oscillator). 37

As the various clocks do not change substantially within the small (200microsecond) capture window of the DSO, there is a need to collect a statistically significant number of observations to establish the range of variation of the error between *relative SoF time* and associated fractional second portion of the time-stamp. Generally a number of 100 to 250 observations are pursued, however the sample size should be large enough to establish the nature of the underlying distribution, presumed to be Gaussian in this case.

- $\frac{43}{44}$
- 45
- 46
- $\frac{47}{48}$
- 49
- $\frac{50}{51}$
- 52
- 53
- 54
- 55 56 57

# Appendix B Ingress Latency Calculation when 1PPS available

1  $\mathbf{2}$ 3

4

5

 $\mathbf{6}$ 7

8

9

#### This Appendix follows a similar discussion regarding the Egress Latency calculation when a 1PPS is available. To ease identification of the differences between the two appendices, the identical text is muted (gray).

For proper path delay calculations to occur, the egress and ingress latencies must be symmetrical at what is generally referred to as a time-stamping plane. A typical transceiver will have higher latencies on receive (ingress) than on transmit (egress). To correct for this, a PTP Port must compensate for the known asymmetrical physical layer 10 delays to a common time-stamping plane. This plane generally should be at the media dependent interconnect 11 (MDI) of the PTP Port (eg: RJ-45 connector). While accurate time can be relayed independent of the plane's loca-12tion, IEEE 802.1AS requires the corrections to occur at the MDI such that the path delay corresponds to the actual 13link delay, thereby allowing for the reliable detection of undesired legacy network equipment (eg: full-duplex 14repeaters / buffered distributors) that would otherwise introduce packet delay variation. 15

16Any error in the Port's correction for the ingress latency to a common time-stamping plane can contribute to 17asymmetry and thus static error in recovered time. The process to evaluate an implementation's ingress time-18 stamp latency when a 1PPS is present is explained in detail in this appendix. 19

20Initial assumptions include that the implementation's time-stamper clock rate and the Test Stations' transmit clock 21rate are stable over a brief observation window (tens to hundreds of microseconds). Another assumption, for the 22technique described in the appendix, the device under test (DUT) is presumed to not be syntonizing nor synchro-23nizing its local clock with any other entity. Reported Ingress Latency measurements will be reported in the time 24base of the DUT's time-stamping clock. 25

26The methodology explained in this appendix also presumes the DUT exposes a one pulses per second (1PPS) indication driven by the DUT's time-stamper. The delay from the 1 second roll over (999,999,999ns to 000,000,000ns) 27to the external signal pin being driven must be known and is referred to as the  $1PPS_{Signal Latency}$ . 28

29The basic setup requires a real-time digital storage oscilloscope (DSO) to capture the transmitted signaling to and 30 from the DUT. For example, with 100Base-TX, this would mean the differential pair received/transmitted on the 31twisted pair cable. This differential signal is sampled at 500ps per sample or faster. The DSO is triggered by the 32 rising edge of the 1PPS signal, with a trigger level set as low as possible to detect the event as early as possible, 33 while avoiding false triggers. 34

35The easiest setup for this technique involves a DUT that receives packets that will have an ingress time-stamp 36 inserted into them and then retransmitted out the same or a different port; otherwise, the DUT must provide the 37 time-stamp for the time-stamped packet through some means (eg: Pdelay Resp message containing the ingress 38 time-stamp for a Pdelay Req message transmitted by the DUT). 39

40 With the time-stamp for each received packet known, the remaining difficulty is in establishing the start of frame 41 of each time-stamped received packet relative to the DUT's 1PPS signal. This is done by first recovering the ideal 42clock of the signal received by the DUT. This clock is then used to sample the signal received by the DUT to 43determine the symbols sent as well as the start of each unit interval (UI) relative to the 1PPS from the DUT. Once 44 the symbol data and relative time is known, it is a straightforward process to identify each packet sent, and where 45the start of each frame occurs within each packet. IEEE 1588-2008 defines per 7.3.4.1 the time-stamping point 46of an Ethernet packet as the first bit of data following the Start of Frame Delimiter (Sof or SFD), as shown in 47B.1 below and is quoted as follows: "Unless otherwise specified in a transport-specific annex to this standard, the 48 message time-stamp point for an event message shall be the beginning of the first symbol after the Start of Frame 49(SOF) delimiter." 50



Properly correcting the timebases of the DSO and DUT are further complicated in the case of determining the Ingress latency of the DUT as the link-partner providing the network signal and transmitting packets to the DUT is generally not running synchronously to the DUT's timebase. This results in the need to compensate for the rate ratio difference of both the DUT and DSO, and the Link Partner and DSO.

8 For each given capture from the DSO, 'n' time-stamped frames may be observed. The DUT's time-stamp for each 9 frame must be recorded, as well as the time the time-stamp point is observed relative to the DUT's 1PPS (generally referred to as the *relative SoF time*). If 10 frames were captured in a single capture from the DSO, the error between 10 observed ingress time and reported ingress time could be readily calculated for these 10 frames, however the end 11 12result would only be valid if the time-stamper and network transmission rate were synchronous, and the DSO's 13sampling rate (at 500ps/sample) was also synchronous with the DUT's transmissions. As this is generally not the 14case, the rate difference between the received time-stamped packets, the associated time-stamps, and the DSO's sampling rate must be computed and corrected. Given the high quality of most DSO samplers, the majority of any 1516timing error would typically be in the variation of the DUT's actual transmission rate from the ideal, and in the case 17of Ingress Latency determination, the rate difference between the link-partner's transmission rate and the DUT's 18timestamper rate. The DUT is generally presumed to always timestamp in a consistent timebase for both Ingress 19and Egress timestamping purposes, thus it is guaranteed that the DUT's timestamper timebase will be advancing 20at a rate different than the link-partner's transmission rate. This rate difference will unavoidably manifest as a 21linearly increasing (or decreasing depending on positive or negative rate ratio differences between the DUT and 22the link-partner). This error will continue to increase until the DUT's Ingress Timestamper's next quantization 23level is reached, at which point the error will 'wrap' back to zero and again begin linearly increasing. Even in 24light of this anticpated error, the timestamper latency error's observed max minus min values should generally 25stay within the DUT's Ingress Timestampers quantizer's LSB. 26

27When multiple packets are available in the DSO capture, the rate ratio is determined by first computing the dif-28ference between the *relative SoF time* of a time-stamped frame and the previous *relative SoF time*. The difference 29between the associated time-stamp and the previous time-stamp is also computed. The relative SoF time difference 30is then divided by the associated time-stamp difference to compute the instantaneous rate ratio. This is done for 31 all observed time-stamped frames and an average rate ratio computed. This average rate ratio is then multiplied by 32the originally calculated *relative SoF time*, thus correcting the *relative SoF time* to the time-stamper's timebase. 33 When only one packet is available in the DSO capture, the recovered bit rate of the received signal can be used 34as this is analogous to the rate ratio determination process outlined above. The recovered bit rate divided by the 35nominal bit rate (eg: 8ns for 100Base-TX) thus yields the rate ratio of the DSO sample rate to the DUT's clock rate. 36 The DUT's time-stamper and packet transmission system are generally synchronous and thus this is presumed to 37 be the case. This rate ratio is then multiplied by the originally calculated *relative SoF time*, thus correcting the 38relative SoF time to the time-stamper's timebase. Either technique has been shown to produce identical results 39(to 16 significant figures), which is readily supported by inspection when the two approaches are examined. In 40 the Egress Latency error measurement case, only one rate ratio was necessary to be compensated for - the rate 41 difference between consecutive timestamps from the DUT's timestamper and the difference between consecutive 42start of frames as timed by the DSO. In the case of Ingress Latency error measurement, this same ratio must be 43computed, but conveys the rate difference between the DUT's timestamper and that of the link partner's transmitted 44 bitrate. In addition to this rate ratio, the rate ratio between the DUT's system rate and the DSO's timebase must be 45computed. As there is no timestamped frames being sent to the DSO from the DUT's timebase, the only option is 46to utilize the second methodoly outlined above and calculate the network transmission bitrate from the DUT, with the presumption the DUT's timebase is synchronous to the DUT's network transmissions. If this is not the case 4748 alternate approaches may be necessary. 49

Note, without the correction described above, the absolute value of the observed error between *relative SoF time* and associated time-stamp would grow linearly the farther the observed *relative SoF time* is from the observed 1PPS signal on the DSO, due typically to the rate difference between the DUT and the DSO. The 1PPS signal serves as the point of known commonality between the two time-bases, as this signal serves as the zero-time for captured network signals, from which the *relative SoF time* is derived, and the zero time for the DUT's timestamper. With the correction applied to bring the *relative SoF time* into the time-stamper's timebase, the observed error does not grow linearly, but instead varies in **Gaussian-like** manner as expected.

57

 $\begin{array}{c}
 1 \\
 2 \\
 3
 \end{array}$ 

4

 $\frac{5}{6}$ 

 $\mathbf{2}$ 

 $\mathbf{6}$ 

As the various clocks do not change substantially within the small (200microsecond) capture window of the DSO. there is a need to collect a statistically significant number of observations to establish the range of variation of the error between *relative SoF time* and associated time-stamp. Generally a number of 100 to 250 observations are pursued, however the sample size should be large enough to establish the nature of the underlying distribution, presumed to have Gaussian tails at the edge of a of an otherwise uniform distribution across the DUT's minimum quantization level, resulting from the rate difference between the DUT and its link-partner. This behavior is readily seen in the example shown in B.2 below. Note that the example clearly shows a device with a 10ns timestamp granularity.





Figure B.2: Example distribution and time-stamp error of observed ingress data (250 total runs)