



# UNH-IOL MIPI Alliance Test Program D-PHY TX Conformance Test Report

---

InterOperability Lab — 121 Technology Drive, Suite 2 — Durham, NH 03824 — (603) 862-3749

---

September 27, 2010

Engineer Name  
Sample Company, Inc.  
1010 Mobile Way  
San Jose, CA 95101

Mr. Engineer:

Enclosed are the test results from the D-PHY TX Physical Layer Conformance testing performed on the:

Sample Company 1234 Camera Sensor 1-Lane CSI-2 Transmitter

The testing was performed according to v0.98 of the MIPI Alliance D-PHY Conformance Test Suite, which is available to MIPI Alliance Members at:

<https://members.mipi.org/mipi-testing/workspace/StartPage>

Also note that most of the measurements in this report were performed on captured DSO waveform data using the freely available DPHYGUI physical layer conformance software tool, which is available to all MIPI members, and may be downloaded at the URL above. The raw waveform data files used for this report may be obtained upon request, if duplication of results or further analysis of the data is desired. (Contact UNH IOL for assistance.)

Any conformance failures observed during testing are listed below:

- **NO CONFORMANCE ISSUES WERE OBSERVED DURING TESTING**

Please feel free to contact me via email at [aab@iol.unh.edu](mailto:aab@iol.unh.edu) with any questions you may have regarding this report.

Sincerely,

A handwritten signature in black ink that reads 'Andy Baldman'. The signature is written in a cursive, slightly slanted style.

Andy Baldman

### **Digital Signature Information**

This document was created using an Adobe digital signature. A digital signature helps to ensure the authenticity of the document, but only in this digital format. For information on how to verify the integrity of this document, please proceed to the following site:

<http://www.iol.unh.edu/certifyDoc/>

If, after following the steps indicated above, the document status still indicates “Validity of author NOT confirmed”, please contact the UNH-IOL to confirm the document’s authenticity. To further validate the certificate integrity, Adobe 6.0 should report the following fingerprint information:

MD5 Fingerprint (2010): EEE1 7A82 7806 EB21 AF94 F189 E4BE 361B  
SHA-1 Fingerprint (2010): ECFB 7FAF AB4A 0832 2408 E965 9F5C E3F2 D784 AAAB



**Table 1-0: Test Setup and DUT Configuration Information**

<b>DUT Details</b>	
Week testing was performed	20100927
Manufacturer	Sample Company
Model	1234 Camera Sensor
Max. Supported HS Bit Rate	800 Mbps
Mfr. Serial Number	9876543210
Firmware Version	v1.0
Hardware Version	v0.10
Software Version	3.15
UNH-IOL ID Number	99999
<b>Test System Hardware</b>	
Real-time DSO	Agilent Infiniium DSA91304A, 13GHz, 40GS/s Real-time DSO, with four Agilent 1169A InfiniiMax 12GHz Differential Probes
Termination Fixture	UNH-IOL D-PHY Reference Termination Board (RTB) v2.0
<b>Additional Comments/Notes</b>	
<p>Testing was performed on Clock Lane and Data Lane 0. (Results for Data Lanes 1, 2, and 3 are reported as Not Applicable (N/A), as the DUT does not implement these Lanes.)</p>	

**Table 1-1: (Section 1, Group 1): Data Lane LP-TX Signaling Requirements:**

Test/Parameter	Conformance Range	Lane 0 Measured	Lane 1 Measured	Lane 2 Measured	Lane 3 Measured	Units	Fig.
<b>Test 1.1.1: Data Lane LP-TX Thevenin Output High Level Voltages (<math>V_{OH}</math>)</b>							
Measured $V_{OH}$ for $V_{DP}$ (50pF $C_{LOAD}$ ):	1100 / 1300	<b>1178.2</b>	N/A	N/A	N/A	mV	<a href="#">1</a>
Measured $V_{OH}$ for $V_{DN}$ (50pF $C_{LOAD}$ ):	1100 / 1300	<b>1185.4</b>	N/A	N/A	N/A	mV	<a href="#">2</a>
Measured $V_{OH}$ for $V_{DP}$ (No $C_{LOAD}$ ):	1100 / 1300	<b>1177.1</b>	N/A	N/A	N/A	mV	<a href="#">3</a>
Measured $V_{OH}$ for $V_{DN}$ (No $C_{LOAD}$ ):	1100 / 1300	<b>1180.3</b>	N/A	N/A	N/A	mV	<a href="#">4</a>
<b>Test 1.1.2: Data Lane LP TX Thevenin Output Low Level Voltages (<math>V_{OL}</math>)</b>							
Measured $V_{OL}$ for $V_{DP}$ (50pF $C_{LOAD}$ ):	-50 / +50	<b>-5.0</b>	N/A	N/A	N/A	mV	<a href="#">1</a>
Measured $V_{OL}$ for $V_{DN}$ (50pF $C_{LOAD}$ ):	-50 / +50	<b>-5.1</b>	N/A	N/A	N/A	mV	<a href="#">2</a>
Measured $V_{OL}$ for $V_{DP}$ (No $C_{LOAD}$ ):	-50 / +50	<b>-6.3</b>	N/A	N/A	N/A	mV	<a href="#">3</a>
Measured $V_{OL}$ for $V_{DN}$ (No $C_{LOAD}$ ):	-50 / +50	<b>-5.7</b>	N/A	N/A	N/A	mV	<a href="#">4</a>
<b>Test 1.1.3: Data Lane LP TX 15%-85% Rise Time (<math>T_{RLP}</math>)</b>							
Measured $T_{RLP}$ for $V_{DP}$ (50pF $C_{LOAD}$ ):	< 25	<b>13.5</b>	N/A	N/A	N/A	ns	<a href="#">5</a>
Measured $T_{RLP}$ for $V_{DN}$ (50pF $C_{LOAD}$ ):	< 25	<b>13.8</b>	N/A	N/A	N/A	ns	<a href="#">6</a>
Measured $T_{RLP}$ for $V_{DP}$ (No $C_{LOAD}$ ):	< 25	<b>10.3</b>	N/A	N/A	N/A	ns	<a href="#">7</a>
Measured $T_{RLP}$ for $V_{DN}$ (No $C_{LOAD}$ ):	< 25	<b>10.3</b>	N/A	N/A	N/A	ns	<a href="#">8</a>
<b>Test 1.1.4: Data Lane LP TX 15%-85% Fall Time (<math>T_{FLP}</math>)</b>							
Measured $T_{FLP}$ for $V_{DP}$ (50pF $C_{LOAD}$ ):	< 25	<b>11.7</b>	N/A	N/A	N/A	ns	<a href="#">9</a>
Measured $T_{FLP}$ for $V_{DN}$ (50pF $C_{LOAD}$ ):	< 25	<b>11.6</b>	N/A	N/A	N/A	ns	<a href="#">10</a>
Measured $T_{FLP}$ for $V_{DP}$ (No $C_{LOAD}$ ):	< 25	<b>11.1</b>	N/A	N/A	N/A	ns	<a href="#">11</a>
Measured $T_{FLP}$ for $V_{DN}$ (No $C_{LOAD}$ ):	< 25	<b>10.8</b>	N/A	N/A	N/A	ns	<a href="#">12</a>
<b>Test 1.1.5: Data Lane LP TX Slew Rate vs. <math>C_{LOAD}</math> (<math>\delta V/\delta t_{SR}</math>)</b>							
$V_{DP}$ (Falling Edges, $C_{LOAD} = 50pF$ ):							
MAX $\delta V/\delta t_{SR}$ (entire edge):	< 150	<b>121.9</b>	N/A	N/A	N/A	mV/ns	<a href="#">9</a>
MIN $\delta V/\delta t_{SR}$ (400-930mV):	> 30	<b>60.0</b>	N/A	N/A	N/A	mV/ns	<a href="#">9</a>
$V_{DN}$ (Falling Edges, $C_{LOAD} = 50pF$ ):							
MAX $\delta V/\delta t_{SR}$ (entire edge):	< 150	<b>113.8</b>	N/A	N/A	N/A	mV/ns	<a href="#">10</a>
MIN $\delta V/\delta t_{SR}$ (400-930mV):	> 30	<b>61.1</b>	N/A	N/A	N/A	mV/ns	<a href="#">10</a>
$V_{DP}$ (Rising Edges, $C_{LOAD} = 50pF$ ):							
MAX $\delta V/\delta t_{SR}$ (entire edge):	< 150	<b>104.8</b>	N/A	N/A	N/A	mV/ns	<a href="#">5</a>
MIN $\delta V/\delta t_{SR}$ (400-700mV):	> 30	<b>55.6</b>	N/A	N/A	N/A	mV/ns	<a href="#">5</a>
MIN $\delta V/\delta t_{SR}$ margin (700-930mV):	> 0	<b>29.8</b>	N/A	N/A	N/A	mV/ns	<a href="#">5</a>
$V_{DN}$ (Rising Edges, $C_{LOAD} = 50pF$ ):							
MAX $\delta V/\delta t_{SR}$ (entire edge):	< 150	<b>106.1</b>	N/A	N/A	N/A	mV/ns	<a href="#">6</a>
MIN $\delta V/\delta t_{SR}$ (400-700mV):	> 30	<b>57.5</b>	N/A	N/A	N/A	mV/ns	<a href="#">6</a>
MIN $\delta V/\delta t_{SR}$ margin (700-930mV):	> 0	<b>31.7</b>	N/A	N/A	N/A	mV/ns	<a href="#">6</a>

**Table 1-1: (Continued)**

Test/Parameter	Conformance Range	Lane 0 Measured	Lane 1 Measured	Lane 2 Measured	Lane 3 Measured	Units	Fig.
<b>Test 1.1.6: Data Lane LP TX Pulse Width of Exclusive-OR Clock (<math>T_{LP-PULSE-TX}</math>)</b>							
50pF $C_{LOAD}$ , 930mV Trip Level:							
Width of first XOR Clock pulse	> 40	<b>54.2</b>	N/A	N/A	N/A	ns	<a href="#">14</a>
Width of last XOR Clock pulse	> 40	<b>43.0</b>	N/A	N/A	N/A	ns	<a href="#">14</a>
Min width of all other pulses	> 20	<b>42.5</b>	N/A	N/A	N/A	ns	<a href="#">14</a>
50pF $C_{LOAD}$ , 500mV Trip Level:							
Width of first XOR Clock pulse	> 40	<b>54.8</b>	N/A	N/A	N/A	ns	<a href="#">15</a>
Width of last XOR Clock pulse	> 40	<b>55.7</b>	N/A	N/A	N/A	ns	<a href="#">15</a>
Min width of all other pulses	> 20	<b>55.4</b>	N/A	N/A	N/A	ns	<a href="#">15</a>
No $C_{LOAD}$ , 930mV Trip Level:							
Width of first XOR Clock pulse	> 40	<b>54.3</b>	N/A	N/A	N/A	ns	<a href="#">17</a>
Width of last XOR Clock pulse	> 40	<b>45.8</b>	N/A	N/A	N/A	ns	<a href="#">17</a>
Min width of all other pulses	> 20	<b>45.6</b>	N/A	N/A	N/A	ns	<a href="#">17</a>
No $C_{LOAD}$ , 500mV Trip Level:							
Width of first XOR Clock pulse	> 40	<b>55.1</b>	N/A	N/A	N/A	ns	<a href="#">18</a>
Width of last XOR Clock pulse	> 40	<b>56.2</b>	N/A	N/A	N/A	ns	<a href="#">18</a>
Min width of all other pulses	> 20	<b>56.1</b>	N/A	N/A	N/A	ns	<a href="#">18</a>
<b>Test 1.1.7: Data Lane LP TX Period of Exclusive-OR Clock (<math>T_{LP-PER-TX}</math>)</b>							
50pF $C_{LOAD}$ , 930mV Trip Level:							
Minimum LP XOR Clock period	> 90	<b>106.6</b>	N/A	N/A	N/A	ns	<a href="#">14</a>
50pF $C_{LOAD}$ , 500mV Trip Level:							
Minimum LP XOR Clock period	> 90	<b>104.8</b>	N/A	N/A	N/A	ns	<a href="#">15</a>
No $C_{LOAD}$ , 930mV Trip Level:							
Minimum LP XOR Clock period	> 90	<b>106.8</b>	N/A	N/A	N/A	ns	<a href="#">17</a>
No $C_{LOAD}$ , 500mV Trip Level:							
Minimum LP XOR Clock period	> 90	<b>104.3</b>	N/A	N/A	N/A	ns	<a href="#">18</a>

**Table 1-2: (Section 1, Group 2): Clock Lane LP-TX Signaling Requirements:**

Test/Parameter	Conformance Range	Clock Lane Measured	Units	Fig.
<b>Test 1.2.1: Clock Lane LP-TX Thevenin Output High Level Voltages (<math>V_{OH}</math>)</b>				
Measured $V_{OH}$ for $V_{DP}$ (50pF $C_{LOAD}$ ):	1100 / 1300	<b>1250.5</b>	mV	-
Measured $V_{OH}$ for $V_{DN}$ (50pF $C_{LOAD}$ ):	1100 / 1300	<b>1254.8</b>	mV	-
Measured $V_{OH}$ for $V_{DP}$ (No $C_{LOAD}$ ):	1100 / 1300	<b>1198.8</b>	mV	-
Measured $V_{OH}$ for $V_{DN}$ (No $C_{LOAD}$ ):	1100 / 1300	<b>1240.6</b>	mV	-
<b>Test 1.2.2: Clock Lane LP TX Thevenin Output Low Level Voltages (<math>V_{OL}</math>)</b>				
Measured $V_{OL}$ for $V_{DP}$ (50pF $C_{LOAD}$ ):	-50 / +50	<b>-3.1</b>	mV	-
Measured $V_{OL}$ for $V_{DN}$ (50pF $C_{LOAD}$ ):	-50 / +50	<b>-5.3</b>	mV	-
Measured $V_{OL}$ for $V_{DP}$ (No $C_{LOAD}$ ):	-50 / +50	<b>1.4</b>	mV	-
Measured $V_{OL}$ for $V_{DN}$ (No $C_{LOAD}$ ):	-50 / +50	<b>2.5</b>	mV	-
<b>Test 1.2.3: Clock Lane LP TX 15%-85% Rise Time (<math>T_{RLP}</math>)</b>				
Measured $T_{RLP}$ for $V_{DP}$ (50pF $C_{LOAD}$ ):	< 25	<b>18.7</b>	ns	-
Measured $T_{RLP}$ for $V_{DN}$ (50pF $C_{LOAD}$ ):	< 25	<b>14.5</b>	ns	-
Measured $T_{RLP}$ for $V_{DP}$ (No $C_{LOAD}$ ):	< 25	<b>12.7</b>	ns	-
Measured $T_{RLP}$ for $V_{DN}$ (No $C_{LOAD}$ ):	< 25	<b>12.3</b>	ns	-
<b>Test 1.2.4: Clock Lane LP TX 15%-85% Fall Time (<math>T_{FLP}</math>)</b>				
Measured $T_{FLP}$ for $V_{DP}$ (50pF $C_{LOAD}$ ):	< 25	<b>13.2</b>	ns	-
Measured $T_{FLP}$ for $V_{DN}$ (50pF $C_{LOAD}$ ):	< 25	<b>11.6</b>	ns	-
Measured $T_{FLP}$ for $V_{DP}$ (No $C_{LOAD}$ ):	< 25	<b>14.7</b>	ns	-
Measured $T_{FLP}$ for $V_{DN}$ (No $C_{LOAD}$ ):	< 25	<b>12.8</b>	ns	-
<b>Test 1.2.5: Clock Lane LP TX Slew Rate vs. <math>C_{LOAD}</math> (<math>\delta V/\delta t_{SR}</math>)</b>				
$V_{DP}$ (Falling Edges, $C_{LOAD} = 50pF$ ):				-
MAX $\delta V/\delta t_{SR}$ (entire edge):	< 150	<b>135.4</b>	mV/ns	-
MIN $\delta V/\delta t_{SR}$ (400-930mV):	> 30	<b>51.2</b>	mV/ns	-
$V_{DN}$ (Falling Edges, $C_{LOAD} = 50pF$ ):				-
MAX $\delta V/\delta t_{SR}$ (entire edge):	< 150	<b>134.6</b>	mV/ns	-
MIN $\delta V/\delta t_{SR}$ (400-930mV):	> 30	<b>63.4</b>	mV/ns	-
$V_{DP}$ (Rising Edges, $C_{LOAD} = 50pF$ ):				-
MAX $\delta V/\delta t_{SR}$ (entire edge):	< 150	<b>135.4</b>	mV/ns	-
MIN $\delta V/\delta t_{SR}$ (400-700mV):	> 30	<b>51.2</b>	mV/ns	-
MIN $\delta V/\delta t_{SR}$ margin (700-930mV):	> 0	<b>1.2</b>	mV/ns	-
$V_{DN}$ (Rising Edges, $C_{LOAD} = 50pF$ ):				-
MAX $\delta V/\delta t_{SR}$ (entire edge):	< 150	<b>134.6</b>	mV/ns	-
MIN $\delta V/\delta t_{SR}$ (400-700mV):	> 30	<b>63.4</b>	mV/ns	-
MIN $\delta V/\delta t_{SR}$ margin (700-930mV):	> 0	<b>5.6</b>	mV/ns	-

**Table 1-3: (Section 1, Group 3): Data Lane HS-TX Burst Signaling Requirements:**

Test/Parameter	Conformance Range (Formula)	Conformance Range (Numeric)	Lane 0 Measured	Lane 1 Measured	Lane 2 Measured	Lane 3 Measured	Units	Fig.
<b>Test 1.3.1: Data Lane HS Entry: <math>T_{LPX}</math> Value</b>								
Measured $T_{LPX}$	N/A	> 50	50.81	N/A	N/A	N/A	ns	19
<b>Test 1.3.2: Data Lane HS Entry: <math>T_{HS-PREPARE}</math> Value</b>								
Measured $T_{HS-PREPARE}$	40ns+4*UI/ 85ns+6*UI	45.00/ 92.50	64.25	N/A	N/A	N/A	ns	19
<b>Test 1.3.3: Data Lane HS Entry: <math>T_{HS-PREPARE} + T_{HS-ZERO}</math> Value</b>								
Measured $T_{HS-PREP+ZERO}$	> 145ns+10*UI	> 157.50	474.74	N/A	N/A	N/A	ns	19
<b>Test 1.3.4: Data Lane HS-TX Differential Voltages (<math>V_{OD(1)}, V_{OD(0)}</math>)</b>								
( $Z_{ID}=100$ ): $V_{OD(1)}$	N/A	140 / 270	202.3	N/A	N/A	N/A	mV	20
( $Z_{ID}=100$ ): $V_{OD(0)}$	N/A	-140 / -270	-200.0	N/A	N/A	N/A	mV	21
( $Z_{ID}=125$ ): $V_{OD(1)}$	N/A	140 / 270	222.0	N/A	N/A	N/A	mV	22
( $Z_{ID}=125$ ): $V_{OD(0)}$	N/A	-140 / -270	-220.5	N/A	N/A	N/A	mV	23
( $Z_{ID}=80$ ): $V_{OD(1)}$	N/A	140 / 270	182.0	N/A	N/A	N/A	mV	24
( $Z_{ID}=80$ ): $V_{OD(0)}$	N/A	-140 / -270	-180.4	N/A	N/A	N/A	mV	25
<b>Test 1.3.5: Data Lane HS-TX Differential Voltage Mismatch (<math>\Delta V_{OD}</math>)</b>								
( $Z_{ID}=100$ ): $\Delta V_{OD}$	N/A	< 10	2.2	N/A	N/A	N/A	mV	-
( $Z_{ID}=125$ ): $\Delta V_{OD}$	N/A	< 10	1.5	N/A	N/A	N/A	mV	-
( $Z_{ID}=80$ ): $\Delta V_{OD}$	N/A	< 10	1.6	N/A	N/A	N/A	mV	-
<b>Test 1.3.6: Data Lane HS-TX Single-Ended Output High Voltages (<math>V_{OHHS(DP)}, V_{OHHS(DN)}</math>)</b>								
( $Z_{ID}=100$ ): $V_{OHHS(DP)}$	N/A	< 360	298.3	N/A	N/A	N/A	mV	26
( $Z_{ID}=100$ ): $V_{OHHS(DN)}$	N/A	< 360	304.7	N/A	N/A	N/A	mV	27
( $Z_{ID}=125$ ): $V_{OHHS(DP)}$	N/A	< 360	306.4	N/A	N/A	N/A	mV	28
( $Z_{ID}=125$ ): $V_{OHHS(DN)}$	N/A	< 360	313.3	N/A	N/A	N/A	mV	29
( $Z_{ID}=80$ ): $V_{OHHS(DP)}$	N/A	< 360	289.0	N/A	N/A	N/A	mV	30
( $Z_{ID}=80$ ): $V_{OHHS(DN)}$	N/A	< 360	296.3	N/A	N/A	N/A	mV	31
<b>Test 1.3.7: Data Lane HS-TX Static Common-Mode Voltages (<math>V_{CMTX(1)}, V_{CMTX(0)}</math>)</b>								
( $Z_{ID}=100$ ): $V_{CMTX(1)}$	N/A	150 / 250	203.1	N/A	N/A	N/A	mV	32
( $Z_{ID}=100$ ): $V_{CMTX(0)}$	N/A	150 / 250	203.4	N/A	N/A	N/A	mV	32
( $Z_{ID}=125$ ): $V_{CMTX(1)}$	N/A	150 / 250	201.5	N/A	N/A	N/A	mV	33
( $Z_{ID}=125$ ): $V_{CMTX(0)}$	N/A	150 / 250	202.3	N/A	N/A	N/A	mV	33
( $Z_{ID}=80$ ): $V_{CMTX(1)}$	N/A	150 / 250	203.0	N/A	N/A	N/A	mV	34
( $Z_{ID}=80$ ): $V_{CMTX(0)}$	N/A	150 / 250	202.7	N/A	N/A	N/A	mV	34
<b>Test 1.3.8: Data Lane HS-TX Static Common-Mode Voltage Mismatch (<math>\Delta V_{CMTX(1,0)}</math>)</b>								
( $Z_{ID}=100$ ): $\Delta V_{CMTX(1,0)}$	N/A	< 5	-0.2	N/A	N/A	N/A	mV	-
( $Z_{ID}=125$ ): $\Delta V_{CMTX(1,0)}$	N/A	< 5	-0.4	N/A	N/A	N/A	mV	-
( $Z_{ID}=80$ ): $\Delta V_{CMTX(1,0)}$	N/A	< 5	0.1	N/A	N/A	N/A	mV	-
<b>Test 1.3.9: Data Lane HS-TX Dynamic Common-Level Variations Between 50-450MHz (<math>V_{CMTX(LF)}</math>)</b>								
( $Z_{ID}=100$ ): $V_{CMTX(LF)}$	N/A	< 25	8.8	N/A	N/A	N/A	mVpk	35
<b>Test 1.3.10: Data Lane HS-TX Dynamic Common-Level Variations Above 450MHz (<math>V_{CMTX(HF)}</math>)</b>								
( $Z_{ID}=100$ ): $V_{CMTX(HF)}$	N/A	< 15	4.8	N/A	N/A	N/A	mV <sub>RMS</sub>	35
<b>Test 1.3.11: Data Lane HS-TX 20%-80% Rise Time (<math>t_R</math>)</b>								
( $Z_{ID}=100$ ): $t_R$	150 / 0.3*UI	150 / 375.04	309.4	N/A	N/A	N/A	ps	36
( $Z_{ID}=125$ ): $t_R$	150 / 0.3*UI	150 / 375.04	353.3	N/A	N/A	N/A	ps	37
( $Z_{ID}=80$ ): $t_R$	150 / 0.3*UI	150 / 375.04	273.2	N/A	N/A	N/A	ps	38

Test 1.3.12: Data Lane HS-TX 80%-20% Fall Time ( $t_F$ )								
( $Z_{ID}=100$ ): $t_F$	150 / 0.3*UI	150 / 375.04	<b>304.1</b>	N/A	N/A	N/A	ps	<a href="#">39</a>
( $Z_{ID}=125$ ): $t_F$	150 / 0.3*UI	150 / 375.04	<b>349.0</b>	N/A	N/A	N/A	ps	<a href="#">40</a>
( $Z_{ID}=80$ ): $t_F$	150 / 0.3*UI	150 / 375.04	<b>268.0</b>	N/A	N/A	N/A	ps	<a href="#">41</a>
Test 1.3.13: Data Lane HS Exit: $T_{HS-TRAIL}$ Value								
( $Z_{ID}=100$ ): $T_{HS-TRAIL}$	> 60+4*UI	> 65.00	<b>65.12</b>	N/A	N/A	N/A	ns	<a href="#">42</a>
Test 1.3.14: Data Lane HS Exit: 30%-85% Post-EoT Rise Time ( $T_{REOT}$ )								
( $Z_{ID}=100$ ): $T_{REOT}$	N/A	< 35	<b>16.85</b>	N/A	N/A	N/A	ns	<a href="#">42</a>
Test 1.3.15: Data Lane HS Exit: $T_{EOT}$ Value								
( $Z_{ID}=100$ ): $T_{EOT}$	< 105+12*UI	< 120.00	<b>81.97</b>	N/A	N/A	N/A	ns	<a href="#">42</a>
Test 1.3.16: Data Lane HS Exit: $T_{HS-EXIT}$ Value								
( $Z_{ID}=100$ ): $T_{HS-EXIT}$	N/A	> 100	<b>834</b>	N/A	N/A	N/A	ns	-





**Table 1-4: (Section 1, Group 4): Clock Lane HS-TX Burst Signaling Requirements:**


Test/Parameter	Conformance Range (Formula)	Conformance Range (Numeric)	Clock Lane Measured	Units	Fig.
<b>Test 1.4.1: Clock Lane HS Entry: T<sub>LPIX</sub> Value</b>					
Measured T <sub>LPIX</sub>	N/A	> 50	<b>50.84</b>	ns	<a href="#">46</a>
<b>Test 1.4.2: Clock Lane HS Entry: T<sub>CLK-PREPARE</sub> Value</b>					
Measured T <sub>CLK-PREPARE</sub>	N/A	38 / 95	<b>53.98</b>	ns	<a href="#">46</a>
<b>Test 1.4.3: Clock Lane HS Entry: T<sub>CLK-PREPARE</sub>+T<sub>CLK-ZERO</sub> Value</b>					
Measured T <sub>CLK-PREP+ ZERO</sub>	N/A	> 300	<b>332.61</b>	ns	<a href="#">46</a>
<b>Test 1.4.4: Clock Lane HS-TX Differential Voltages (V<sub>OD(0)</sub>, V<sub>OD(1)</sub>)</b>					
(Z <sub>ID</sub> =100): V <sub>OD(1)</sub>	N/A	140/270	<b>197.3</b>	mV	<a href="#">47</a>
(Z <sub>ID</sub> =100): V <sub>OD(0)</sub>	N/A	-140/-270	<b>-205.3</b>	mV	<a href="#">48</a>
(Z <sub>ID</sub> =125): V <sub>OD(1)</sub>	N/A	140/270	<b>205.1</b>	mV	<a href="#">49</a>
(Z <sub>ID</sub> =125): V <sub>OD(0)</sub>	N/A	-140/-270	<b>-209.6</b>	mV	<a href="#">50</a>
(Z <sub>ID</sub> =80): V <sub>OD(1)</sub>	N/A	140/270	<b>190.1</b>	mV	<a href="#">51</a>
(Z <sub>ID</sub> =80): V <sub>OD(0)</sub>	N/A	-140/-270	<b>-194.9</b>	mV	<a href="#">52</a>
<b>Test 1.4.5: Clock Lane HS-TX Differential Voltage Mismatch (ΔV<sub>OD</sub>)</b>					
(Z <sub>ID</sub> =100): ΔV <sub>OD</sub>	N/A	< 10	<b>8.0</b>	mV	-
(Z <sub>ID</sub> =125): ΔV <sub>OD</sub>	N/A	< 10	<b>4.5</b>	mV	-
(Z <sub>ID</sub> =80): ΔV <sub>OD</sub>	N/A	< 10	<b>4.8</b>	mV	-
<b>Test 1.4.6: Clock Lane HS-TX Single-Ended Output High Voltages (V<sub>OHHSDP</sub>, V<sub>OHHSDN</sub>)</b>					
(Z <sub>ID</sub> =100): V <sub>OHHSDP</sub>	N/A	< 360	<b>315.6</b>	mV	<a href="#">53</a>
(Z <sub>ID</sub> =100): V <sub>OHHSDN</sub>	N/A	< 360	<b>318.3</b>	mV	<a href="#">54</a>
(Z <sub>ID</sub> =125): V <sub>OHHSDP</sub>	N/A	< 360	<b>313.8</b>	mV	<a href="#">55</a>
(Z <sub>ID</sub> =125): V <sub>OHHSDN</sub>	N/A	< 360	<b>316.0</b>	mV	<a href="#">56</a>
(Z <sub>ID</sub> =80): V <sub>OHHSDP</sub>	N/A	< 360	<b>306.9</b>	mV	<a href="#">57</a>
(Z <sub>ID</sub> =80): V <sub>OHHSDN</sub>	N/A	< 360	<b>309.8</b>	mV	<a href="#">58</a>
<b>Test 1.4.7: Clock Lane HS-TX Static Common-Mode Voltages (V<sub>CMTX(1)</sub>, V<sub>CMTX(0)</sub>)</b>					
(Z <sub>ID</sub> =100): V <sub>CMTX(1)</sub>	N/A	150/250	<b>213.9</b>	mV	<a href="#">59</a>
(Z <sub>ID</sub> =100): V <sub>CMTX(0)</sub>	N/A	150/250	<b>213.8</b>	mV	<a href="#">59</a>
(Z <sub>ID</sub> =125): V <sub>CMTX(1)</sub>	N/A	150/250	<b>207.2</b>	mV	<a href="#">60</a>
(Z <sub>ID</sub> =125): V <sub>CMTX(0)</sub>	N/A	150/250	<b>207.9</b>	mV	<a href="#">60</a>
(Z <sub>ID</sub> =80): V <sub>CMTX(1)</sub>	N/A	150/250	<b>209.0</b>	mV	<a href="#">61</a>
(Z <sub>ID</sub> =80): V <sub>CMTX(0)</sub>	N/A	150/250	<b>209.4</b>	mV	<a href="#">61</a>
<b>Test 1.4.8: Clock Lane HS-TX Static Common-Mode Voltage Mismatch (ΔV<sub>CMTX(1,0)</sub>)</b>					
(Z <sub>ID</sub> =100): ΔV <sub>CMTX(1,0)</sub>	N/A	< 5	<b>0.1</b>	mV	-
(Z <sub>ID</sub> =125): ΔV <sub>CMTX(1,0)</sub>	N/A	< 5	<b>-0.3</b>	mV	-
(Z <sub>ID</sub> =80): ΔV <sub>CMTX(1,0)</sub>	N/A	< 5	<b>-0.2</b>	mV	-
<b>Test 1.4.9: Clock Lane HS-TX Dynamic Common-Level Variations Between 50-450MHz (V<sub>CMTX(LF)</sub>)</b>					
(Z <sub>ID</sub> =100): V <sub>CMTX(LF)</sub>	N/A	< 25	<b>8.6</b>	mVpk	<a href="#">62</a>
<b>Test 1.4.10: Clock Lane HS-TX Dynamic Common-Level Variations Above 450MHz (V<sub>CMTX(HF)</sub>)</b>					
(Z <sub>ID</sub> =100): V <sub>CMTX(HF)</sub>	N/A	< 15	<b>5.4</b>	mV <sub>RMS</sub>	<a href="#">62</a>
<b>Test 1.4.11: Clock Lane HS-TX 20%-80% Rise Time (t<sub>r</sub>)</b>					
(Z <sub>ID</sub> =100): t <sub>r</sub>	150/0.3*UI	150 / 375.04	<b>296.9</b>	ps	<a href="#">63</a>
(Z <sub>ID</sub> =125): t <sub>r</sub>	150/0.3*UI	150 / 375.04	<b>309.9</b>	ps	<a href="#">64</a>
(Z <sub>ID</sub> =80): t <sub>r</sub>	150/0.3*UI	150 / 375.04	<b>289.3</b>	ps	<a href="#">65</a>

Test 1.4.12: Clock Lane HS-TX 80%-20% Fall Time ( $t_F$ )						
( $Z_{ID}=100$ ): $t_F$	150/0.3*UI	150 / 375.04		<b>306.7</b>	ps	<a href="#">66</a>
( $Z_{ID}=125$ ): $t_F$	150/0.3*UI	150 / 375.04		<b>316.8</b>	ps	<a href="#">67</a>
( $Z_{ID}=80$ ): $t_F$	150/0.3*UI	150 / 375.04		<b>296.5</b>	ps	<a href="#">68</a>
Test 1.4.13: Clock Lane HS Exit: $T_{CLK-TRAIL}$ Value						
( $Z_{ID}=100$ ): $T_{CLK-TRAIL}$	N/A	> 60		<b>78.17</b>	ns	<a href="#">69</a>
Test 1.4.14: Clock Lane HS Exit: 30%-85% Post-EoT Rise Time ( $T_{REOT}$ )						
Clock Lane $T_{REOT}$	N/A	< 35		<b>17.27</b>	ns	<a href="#">69</a>
Test 1.4.15: Clock Lane HS Exit: $T_{EOT}$ Value						
Clock Lane $T_{EOT}$	< 105+12*UI	< 120.00		<b>95.43</b>	ns	<a href="#">69</a>
Test 1.4.16: Clock Lane HS Exit: $T_{HS-EXIT}$ Value						
Clock Lane $T_{HS-EXIT}$	N/A	> 100		<b>13450</b>	ns	-
Test 1.4.17: Clock Lane HS Clock Instantaneous ( $UI_{INST}$ )						
Maximum $UI_{INST}$	N/A	< 12.5		<b>1.300</b>	ns	-



**Table 1-5: (Section 1, Group 5): HS-TX Clock-to-Data Lane Timing Requirements**

Test/Parameter	Conformance Range (Formula)	Conformance Range (Numeric)	Lane 0 Measured	Lane 1 Measured	Lane 2 Measured	Lane 3 Measured	Units	Fig.
<b>Test 1.5.1: HS Entry: <math>T_{CLK-PRE}</math> Value</b>								
( $Z_{ID}=100$ ): $T_{CLK-PRE}$	$> 8*UI$	$> 10.00$	13.23	N/A	N/A	N/A	ns	19
<b>Test 1.5.2: HS Exit: <math>T_{CLK-POST}</math> Value</b>								
( $Z_{ID}=100$ ): $T_{CLK-POST}$	$> 60ns+52*UI$	$> 125.01$	147.56	N/A	N/A	N/A	ns	42
<b>Test 1.5.3: HS Clock Rising Edge Alignment to First Payload Bit</b>								
First Data Lane payload bit of the HS burst aligns with a rising edge of the HS clock	N/A	Pass/Fail	PASS	N/A	N/A	N/A	-	73
<b>Test 1.5.4: Data-to-Clock Skew (<math>T_{SKEW(TX)}</math>)</b>								
Maximum observed Data-to-Clock Lane skew	N/A	-150/+150	141.3	N/A	N/A	N/A	mUI	74
Minimum observed Data-to-Clock Lane skew	N/A	-150/+150	27.6	N/A	N/A	N/A	mUI	74
Mean Data-to-Clock Lane skew (Informative)	N/A	-150/+150	84.0	N/A	N/A	N/A	mUI	75



**Table 1-6: (Section 1, Group 6): LP-TX INIT, ULPS, and BTA Requirements**

Test/Parameter	Conformance Range (Formula)	Conformance Range (Numeric)	Measured	Units	Fig.
<b>Test 1.6.1: INIT: LP-TX Initialization Period (<math>T_{INIT,MASTER}</math>)</b>					
(Clock Lane): $T_{INIT,MASTER}$	N/A	> 100	531.5	us	-
(Data Lane 0): $T_{INIT,MASTER}$	N/A	> 100	543.1	us	-
(Data Lane 1): $T_{INIT,MASTER}$	N/A	> 100	N/A	us	-
(Data Lane 2): $T_{INIT,MASTER}$	N/A	> 100	N/A	us	-
(Data Lane 3): $T_{INIT,MASTER}$	N/A	> 100	N/A	us	-
<b>Test 1.6.2: ULPS Entry: Verification of Clock Lane LP-TX ULPS support</b>					
Verify DUT Clock Lane transmits proper LP-11/10/00 Clock Lane ULPS Entry sequence	N/A	Pass/Fail	PASS	-	-
<b>Test 1.6.3: ULPS Exit: Transmitted <math>T_{WAKEUP}</math> Interval</b>					
(Clock Lane): $T_{WAKEUP}$	N/A	> 1	1061.5	ms	-
(Data Lane 0): $T_{WAKEUP}$	N/A	> 1	1073.7	ms	-
(Data Lane 1): $T_{WAKEUP}$	N/A	> 1	N/A	ms	-
(Data Lane 2): $T_{WAKEUP}$	N/A	> 1	N/A	ms	-
(Data Lane 3): $T_{WAKEUP}$	N/A	> 1	N/A	ms	-
<b>Test 1.6.4: BTA: TX-Side <math>T_{TA-GO}</math> Interval Value</b>					
Measured $T_{TA-GO}$	$\geq 4 * T_{LPX}$	$\geq 203.84$	N/A	ns	-
<b>Test 1.6.5: BTA: RX-Side <math>T_{TA-SURE}</math> Interval Value</b>					
Measured $T_{TA-SURE}$	$1 * T_{LPX} / 2 * T_{LPX}$	50.96 / 101.92	N/A	ns	-
<b>Test 1.6.6: BTA: RX-Side <math>T_{TA-GET}</math> Interval Value</b>					
Measured $T_{TA-GET}$	$> 5 * T_{LPX}$	$\geq 254.80$	N/A	ns	-

Figure 1: Dp VOH, VOL Values (Data Lane 0, 50pF CLOAD Test Fixture)




Figure 2: Dp VOH, VOL Values (Data Lane 0, 50pF CLOAD Test Fixture)




Figure 3: Dp VOH, VOL Values (Data Lane 0, No CLOAD Test Fixture)




Figure 4: Dp VOH, VOL Values (Data Lane 0, No CLOAD Test Fixture)






Figure 5: Dp LP-TX Rise Time (Data Lane 0, 50pF CLOAD)

$V_{DP}$  LP 15/85% Rise Time and Slew Rate (Dp Edge # 2)




Figure 6: Dn LP-TX Rise Time (Data Lane 0, 50pF CLOAD)

$V_{DN}$  LP 15/85% Rise Time and Slew Rate (Dn Edge # 2)




Figure 7: Dp LP-TX Rise Time (Data Lane 0, No CLOAD)

$V_{DP}$  LP 15/85% Rise Time and Slew Rate (Dp Edge # 2)




Figure 8: Dn LP-TX Rise Time (Data Lane 0, No CLOAD)

$V_{DN}$  LP 15/85% Rise Time and Slew Rate (Dn Edge # 2)




Figure 9: Dp LP-TX Fall Time (Data Lane 0, 50pF CLOAD)

$V_{DP}$  LP 15/85% Fall Time and Slew Rate (Dp Edge # 1)




Figure 10: Dn LP-TX Fall Time (Data Lane 0, 50pF CLOAD)

$V_{DN}$  LP 15/85% Fall Time and Slew Rate (Dn Edge # 1)




Figure 11: Dp LP-TX Fall Time (Data Lane 0, No CLOAD)

$V_{DP}$  LP 15/85% Fall Time and Slew Rate (Dp Edge # 1)




Figure 12: Dn LP-TX Fall Time (Data Lane 0, No CLOAD)

$V_{DN}$  LP 15/85% Fall Time and Slew Rate (Dn Edge # 1)






Figure 13: Computed LP XOR Clock (Data Lane 0, 50pF CLOAD, 930mV and 500mV Trip Levels)




Figure 14: LP XOR Clock Pulse/Period Widths (Data Lane 0, 50pF CLOAD, 930mV Trip Level)




Figure 15: LP XOR Clock Pulse/Period Widths (Data Lane 0, 50pF CLOAD, 500mV Trip Level)




Figure 16: Computed LP XOR Clock (Data Lane 0, No CLOAD, 930mV and 500mV Trip Levels)




Figure 17: LP XOR Clock Pulse/Period Widths (Data Lane 0, No CLOAD, 930mV Trip Level)




Figure 18: LP XOR Clock Pulse/Period Widths (Data Lane 0, No CLOAD, 500mV Trip Level)




Figure 19: TCLK-PRE, TLPX, THS-PREPARE, and THS-ZERO Intervals (Data Lane 0, ZID=100)




Figure 20: HS-TX Differential Voltage VOD(1) (Data Lane 0, ZID=100)






Figure 21: HS-TX Differential Voltage VOD(0) (Data Lane 0, ZID=100)




Figure 22: HS-TX Differential Voltage VOD(1) (Data Lane 0, ZID=125)




Figure 23: HS-TX Differential Voltage VOD(0) (Data Lane 0, ZID=125)




Figure 24: HS-TX Differential Voltage VOD(1) (Data Lane 0, ZID=80)




Figure 25: HS-TX Differential Voltage VOD(0) (Data Lane 0, ZID=80)




Figure 26: HS-TX Single-Ended Voltage Dp VOHHS (Data Lane 0, ZID=100)




Figure 27: HS-TX Single-Ended Voltage Dn VOHHS (Data Lane 0, ZID=100)




Figure 28: HS-TX Single-Ended Voltage Dp VOHHS (Data Lane 0, ZID=125)






Figure 29: HS-TX Single-Ended Voltage Dn VOHHS (Data Lane 0, ZID=125)




Figure 30: HS-TX Single-Ended Voltage Dp VOHHS (Data Lane 0, ZID=80)




Figure 31: HS-TX Single-Ended Voltage Dn VOHHS (Data Lane 0, ZID=80)




Figure 32: HS-TX Static Common-Mode Voltages, VCMTX (Data Lane 0, ZID=100)




Figure 33: HS-TX Static Common-Mode Voltages, VCMTX (Data Lane 0, ZID=125)




Figure 34: HS-TX Static Common-Mode Voltages, VCMTX (Data Lane 0, ZID=80)




Figure 35: HF/LF Filtered HS-TX Common-Mode Waveforms (Data Lane 0, ZID=100)




Figure 36: HS-TX 20%-80% Rise Time (Data Lane 0, ZID=100)






Figure 37: HS-TX 20%-80% Rise Time (Data Lane 0, ZID=125)




Figure 38: HS-TX 20%-80% Rise Time (Data Lane 0, ZID=80)




Figure 39: HS-TX 20%-80% Fall Time (Data Lane 0, ZID=100)




Figure 40: HS-TX 20%-80% Fall Time (Data Lane 0, ZID=125)




Figure 41: HS-TX 20%-80% Fall Time (Data Lane 0, ZID=80)




Figure 42: THS-TRAIL, TREOT, TEOT, TCLK-POST Intervals (Data Lane 0, ZID=100)




Figure 43: HS Eye Diagram (Data Lane 0, ZID=100) (INFORMATIVE)




Figure 44: HS Eye Diagram (Data Lane 0, ZID=125) (INFORMATIVE)






Figure 45: HS Eye Diagram (Data Lane 0, ZID=80) (INFORMATIVE)




Figure 46: Clock TLPX, TCLK-PREPARE, and TCLK-ZERO Intervals (ZID=100)




Figure 47: HS-TX Differential Voltage VOD(1) (Clock Lane, ZID=100)




Figure 48: HS-TX Differential Voltage VOD(0) (Clock Lane, ZID=100)




Figure 49: HS-TX Differential Voltage VOD(1) (Clock Lane, ZID=125)




Figure 50: HS-TX Differential Voltage VOD(0) (Clock Lane, ZID=125)




Figure 51: HS-TX Differential Voltage VOD(1) (Clock Lane, ZID=80)




Figure 52: HS-TX Differential Voltage VOD(0) (Clock Lane, ZID=80)






Figure 53: HS-TX Single-Ended Voltage Dp VOHHS (Clock Lane, ZID=100)




Figure 54: HS-TX Single-Ended Voltage Dn VOHHS (Clock Lane, ZID=100)




Figure 55: HS-TX Single-Ended Voltage Dp VOHHS (Clock Lane, ZID=125)




Figure 56: HS-TX Single-Ended Voltage Dn VOHHS (Clock Lane, ZID=125)




Figure 57: HS-TX Single-Ended Voltage Dp VOHHS (Clock Lane, ZID=80)




Figure 58: HS-TX Single-Ended Voltage Dn VOHHS (Clock Lane, ZID=80)




Figure 59: HS-TX Static Common-Mode Voltages, VCMTX (Clock Lane, ZID=100)




Figure 60: HS-TX Static Common-Mode Voltages, VCMTX (Clock Lane, ZID=125)






Figure 61: HS-TX Static Common-Mode Voltages, VCMTX (Clock Lane, ZID=80)




Figure 62: HF/LF Filtered HS-TX Common-Mode Waveforms (Clock Lane, ZID=100)




Figure 63: HS-TX 20%-80% Rise Time (Clock Lane, ZID=100)




Figure 64: HS-TX 20%-80% Rise Time (Clock Lane, ZID=125)




Figure 65: HS-TX 20%-80% Rise Time (Clock Lane, ZID=80)




Figure 66: HS-TX 20%-80% Fall Time (Clock Lane, ZID=100)




Figure 67: HS-TX 20%-80% Fall Time (Clock Lane, ZID=125)




Figure 68: HS-TX 20%-80% Fall Time (Clock Lane, ZID=80)






Figure 69: TCLK-TRAIL, TREOT, TEOT Intervals (Clock Lane, ZID=100)




Figure 70: HS Eye Diagram (Clock Lane, ZID=100) (INFORMATIVE)




Figure 71: HS Eye Diagram (Clock Lane, ZID=125) (INFORMATIVE)




Figure 72: HS Eye Diagram (Clock Lane, ZID=80) (INFORMATIVE)




Figure 73: HS Clock Rising Edge Alignment to First Payload Bit (Data Lane 0, ZID=100)




Figure 74: Data-to-Clock Skew (TSKEW(TX)) (Data Lane 0/Clock Lane, ZID=100)




Figure 75: Data-to-Clock Skew Histogram (Data Lane 0/Clock Lane, ZID=100)

