InterOperability Lab — 121 Technology Drive, Suite 2 — Durham, NH 03824 — (603) 862-3749

September 27, 2010

Engineer Name Sample Company, Inc. 1010 Mobile Way San Jose, CA 95101

Mr. Engineer:

Enclosed are the test results from the D-PHY RX Physical Layer Conformance testing performed on the:

Sample Company Model 4545 LCD Panel 1-Lane DSI Receiver

The testing was performed according to v0.98 of the MIPI Alliance D-PHY Conformance Test Suite, which is available to MIPI Alliance Members at:

https://members.mipi.org/mipi-testing/workspace/StartPage

Any issues observed during testing are listed below:

NO CONFORMANCE ISSUES WERE OBSERVED DURING TESTING

Please feel free to contact me via email at <a href="mailto:aab@iol.unh.edu">aab@iol.unh.edu</a> with any questions you may have regarding this report.

Sincerely,

Andy Baldman

## **Digital Signature Information**

This document was created using an Adobe digital signature. A digital signature helps to ensure the authenticity of the document, but only in this digital format. For information on how to verify the integrity of this document, please proceed to the following site:

## http://www.iol.unh.edu/certifyDoc/

If, after following the steps indicated above, the document status still indicates "Validity of author NOT confirmed", please contact the UNH-IOL to confirm the document's authenticity. To further validate the certificate integrity, Adobe 6.0 should report the following fingerprint information:

MD5 Fingerprint (2010): EEE1 7A82 7806 EB21 AF94 F189 E4BE 361B SHA-1 Fingerprint (2010): ECFB 7FAF AB4A 0832 2408 E965 9F5C E3F2 D784 AAAB



Table 1-0: Test Setup and DUT Configuration Information

<b>DUT Details</b>	
Week testing was performed	20100927
Manufacturer	Sample Company
Model	Model 4545 LCD Panel (1-Lane DSI Receiver)
Max. Supported HS Bit Rate	800 Mbps
Mfr. Serial Number	9876543210
Firmware Version	v1.0
Hardware Version	v0.10
Software Version	3.15
UNH-IOL ID Number	99999
Test System Hardware	
Real-time DSO	Agilent Infiniium DSA91304A, 13GHz, 40GS/s Real-time DSO
Signal Generator	Agilent ParBERT

## **Additional Comments/Notes**

All tests were performed using standard procedures as described in the test suite, on the DUT's Clock and Data0 Lanes.

Table 2-1: (Section 2, Group 1): LP-RX Voltage and Timing Requirements

Test/Parameter	Conformance Range	Measured (Clock/Data 0)	Units			
Test 2.1.1: LP-RX Logic 1 Input Voltage (V <sub>IH</sub> )						
Minimum voltage level where LP receiver	< 880	624 / 653	mV			
consistently detects Logic 1						
Test 2.1.2: LP-RX Logic 0 Input Voltage, Non-ULP S	State (V <sub>IL</sub> )					
Maximum voltage level where non-ULP LP receiver	> 550	625 / 638	mV			
consistently detects Logic 0						
Test 2.1.3: LP-RX Logic 0 Input Voltage, ULP State	(V <sub>IL-ULPS</sub> )					
Maximum voltage level where ULP-mode LP	> 300	325 / 338	mV			
receiver consistently detects Logic 0						
Test 2.1.4: LP-RX Input Hysteresis (V <sub>HYST</sub> )						
Maximum Logic 1 hysteresis	> 25	41 / 44	mV			
Test 2.1.5: LP-RX Minimum Pulse Width Response (	$T_{MIN-RX}$					
Minimum detected LP pulse width	< 20	11 / 12	ns			
Test 2.1.6: LP-RX Input Pulse Rejection (e <sub>SPIKE</sub> )						
Maximum tolerated -e <sub>SPIKE</sub> while in Logic 1 state	> 300	332 / 345	mV*ps			
Maximum tolerated +e <sub>SPIKE</sub> while in Logic 0 state	> 300	323 / 328	mV*ps			
Test 2.1.7: LP-RX Interference Tolerance (V <sub>INT</sub> and f <sub>INT</sub> )						
Device tolerates all interference test cases	Pass/Fail	PASS / PASS	-			
Test 2.1.8: LP-CD Logic Contention Thresholds (V <sub>IHCD</sub> and V <sub>ILCD</sub> )						
Measured V <sub>IHCD</sub> voltage	> 450	554 / 553	mV			
Measured V <sub>ILCD</sub> voltage	< 200	179 / 188	mV			

Table 2-2: (Section 2, Group 2): LP-RX Behavioral Requirements

Table 2-2: (Section 2, Group 2): LP-RX Behavioral Requirements	Table 2-2: (Section 2, Group 2): LP-RX Behavioral Requirements				
Test/Parameter	Conformance Range	Measured	Units		
Test 2.2.1: LP-RX Initialization period (T <sub>INIT</sub> )					
Minimum T <sub>INIT</sub> that causes the DUT to successfully receive data	> 1	1.043	ms		
Test 2.2.2: ULPS Exit: LP-RX T <sub>WAKEUP</sub> Timer Value		_	ľ		
Verify that the DUT can successfully receive image data following a 1ms T <sub>WAKEUP</sub>	Pass/Fail	PASS	-		
interval					
Test 2.2.3: Clock Lane LP-RX Invalid/Aborted ULPS Entry		T			
Verify that DUT operation is not affected by invalid Clock Lane ULPS Entry sequence #1 (LP-11/10/11)	Pass/Fail	PASS	-		
Verify that DUT operation is not affected by invalid Clock Lane ULPS Entry sequence #2 (LP-11/10/01/11)	Pass/Fail	PASS	-		
Test 2.2.4: Data Lane LP-RX Invalid/Aborted Escape Mode Entry					
Verify that DUT operation is not affected by invalid Escape Mode Entry sequence #1 (LP-11/10/00/01/11)	Pass/Fail	PASS	-		
Verify that DUT operation is not affected by invalid Escape Mode Entry sequence #2 (LP-11/10/00/11/11)	Pass/Fail	PASS	-		
Verify that DUT operation is not affected by invalid Escape Mode Entry sequence #3 (LP-11/10/11/11)	Pass/Fail	PASS	-		
Test 2.2.5: Data Lane LP-RX Invalid/Aborted Escape Mode Command					
DUT successfully ignores Test Case #1	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #2	Pass/Fail	PASS	=		
DUT successfully ignores Test Case #3	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #4	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #5	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #6	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #7	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #8	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #9	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #10	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #11	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #12	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #13	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #14	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #15	Pass/Fail	PASS	=		
Test 2.2.6: Data Lane LP-RX Escape Mode Invalid Exit (INFORMATIVE)					
Observe DUT behavior for Test Case #1 (Mark-0/Stop)	(Informative)	PASS	=		
Observe DUT behavior for Test Case #2 (Space/Stop)	(Informative)	PASS	=		
Observe DUT behavior for Test Case #3 (Stop/Stop)	(Informative)	PASS	-		
Test 2.2.7: Data Lane LP-RX Escape Mode, Ignoring of Post-Trigger-Command Ext	tra Bits				
DUT successfully ignores Test Case #1 (Reset-Trigger+ULPS)	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #2 (Unknown-3+ULPS)	Pass/Fail	PASS	_		
DUT successfully ignores Test Case #3 (Unknown-4+ULPS)	Pass/Fail	PASS	-		
DUT successfully ignores Test Case #4 (Unknown-5+ULPS)	Pass/Fail	PASS	-		
Test 2.2.8: Data Lane LP-RX Escape Mode Unsupported/Unassigned Commands					
DUT successfully ignores all Test Cases (248 Unassigned codes, and also	Pass/Fail	PASS	-		
Undefined-1, Undefined-2, Unknown-3, Unknown-4, Unknown-5)					

Table 2-3: (Section 2, Group 3): HS-RX Voltage and Timing Requirements

Table 2-3: (Section 2, Group 3): HS-RX Voltage and Timing Requirements  Test/Parameter	Conformance	Measured	Units
	Range	(Clk/Data0)	
Test 2.3.1: HS-RX Common Mode Voltage Tolerance (V <sub>CMRX(DC)</sub> )	ъ т.	DA GG/DA GG	
DUT successfully receives Test Case #1 (70/360)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #2 (70/440)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #3 (70/140)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #4 (330/440)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #5 (330/520)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #6 (330/140)	Pass/Fail	PASS/PASS	-
Test 2.3.2: HS-RX Differential Input High Threshold (V <sub>IDTH</sub> )			
Minimum V <sub>IDTH</sub> where the DUT does not indicate errors	< 70	26 / 28	mV
Test 2.3.3: HS-RX Differential Input Low Threshold (V <sub>IDTL</sub> )			
Maximum V <sub>IDTL</sub> where the DUT does not indicate errors	> -70	-27 / -31	mV
Test 2.3.4: HS-RX Single-Ended Input High Voltage (V <sub>IHHS</sub> )			
DUT successfully receives Test Case #1 (325/540)	Pass/Fail	PASS/PASS	-
Test 2.3.5: HS-RX Single-Ended Input Low Voltage (V <sub>ILHS</sub> )			
DUT successfully receives Test Case #1 (95/540)	Pass/Fail	PASS/PASS	-
Test 2.3.6: HS-RX Common-Mode Interference 50MHz - 450MHz (ΔV <sub>CMRX(LF)</sub> )			
DUT successfully receives Test Case #1 (200/400)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #2 (200/140)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #3 (70/140)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #4 (330/140)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #5 (330/520)	Pass/Fail	PASS/PASS	-
Test 2.3.7: HS-RX Common-Mode Interference Beyond 450MHz (ΔV <sub>CMRX(HF)</sub> )			
DUT successfully receives Test Case #1 (200/400)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #2 (200/140)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #3 (70/140)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #4 (330/140)	Pass/Fail	PASS/PASS	-
DUT successfully receives Test Case #5 (330/520)	Pass/Fail	PASS/PASS	-
Test 2.3.8: HS-RX Setup/Hold and Jitter Tolerance			
(Minimum V <sub>OD</sub> ): DUT successfully receives minimum T <sub>HOLD</sub>	Pass/Fail	PASS	-
(Minimum V <sub>OD</sub> ): DUT successfully receives minimum T <sub>SETUP</sub>	Pass/Fail	PASS	-
(Nominal V <sub>OD</sub> ): DUT successfully receives minimum T <sub>HOLD</sub>	Pass/Fail	PASS	-
(Nominal V <sub>OD</sub> ): DUT successfully receives minimum T <sub>SETUP</sub>	Pass/Fail	PASS	-

Table 2-4: (Section 2, Group 4): HS-RX Timer Requirements

Table 2-4: (Section 2, Group 4): HS-RX Timer Requirements	Conforma	nce Range	Measured	Units
Test/Parameter	Formula	Numeric		
Test 2.4.1: Data Lane HS-RX T <sub>D-TERM-EN</sub> Value				
(Data Lane 0): Minimum T <sub>D-TERM-EN</sub>	< 35+4*UI	< 39	18.0	ns
(Data Lane 1): Minimum T <sub>D-TERM-EN</sub>	< 35+4*UI	< 39	N/A	ns
(Data Lane 2): Minimum T <sub>D-TERM-EN</sub>	< 35+4*UI	< 39	N/A	ns
(Data Lane 3): Minimum T <sub>D-TERM-EN</sub>	< 35+4*UI	< 39	N/A	ns
Test 2.4.2: Data Lane HS-RX T <sub>HS-PREPARE</sub> + T <sub>HS-ZERO</sub> Tolerance				
DUT successfully receives Test Case #1	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #2	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #3	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #4	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #5	-	Pass/Fail	PASS	-
Test 2.4.3: Data Lane HS-RX T <sub>HS-SETTLE</sub> Value				
Measured T <sub>HS-SETTLE</sub>	> 85+6*UI	> 91	109	ns
Test 2.4.4: Data Lane HS-RX T <sub>HS-TRAIL</sub> Tolerance				
DUT successfully receives Test Case #1 (80ns+4*UI)	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #2 (40ns+4*UI)	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #3 (70ns+12*UI)	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #4 (105ns+12*UI)	-	(Informative)	PASS	-
Test 2.4.5: Data Lane HS-RX T <sub>HS-SKIP</sub> Value				
Measured T <sub>HS-SKIP</sub>	40 / 55+4*UI	40 / 59	48.4	ns
Test 2.4.6: Clock Lane HS-RX T <sub>CLK-TERM-EN</sub> Value				
Measured T <sub>CLK-TERM-EN</sub>	-	< 38	18.2	ns
Test 2.4.7: Clock Lane HS-RX T <sub>CLK-PREPARE</sub> + T <sub>CLK-ZERO</sub> Tolerance				
DUT successfully receives Test Case #1 (70/300)	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #2 (38/332)	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #3 (38/262)	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #4 (95/275)		Pass/Fail	PASS	-
DUT successfully receives Test Case #5 (95/205)		Pass/Fail	PASS	-
Test 2.4.8: Clock Lane HS-RX T <sub>CLK-SETTLE</sub> Value				
Measured T <sub>CLK-SETTLE</sub>	-	> 95	104	ns
Test 2.4.9: Clock Lane HS-RX T <sub>CLK-TRAIL</sub> Tolerance				
DUT successfully receives Test Case #1 (80ns)	_	Pass/Fail	PASS	-
DUT successfully receives Test Case #2 (40ns)	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #3 (70ns+12*UI)	-	Pass/Fail	PASS	-
DUT successfully receives Test Case #4 (105ns+12*UI)	-	(Informative)	PASS	-
Test 2.4.10: Clock Lane HS-RX T <sub>CLK-MISS</sub> Value				
Measured T <sub>CLK-MISS</sub>	-	< 60	28.9	ns
Test 2.4.11: Clock Lane HS-RX T <sub>CLK-PRE</sub> and T <sub>CLK-POST</sub> Tolerance				
DUT successfully receives Test Case #1 (Minimum T <sub>CLK-PRE/POST</sub> )	-	Pass/Fail	PASS	-