



# Fast Ethernet Consortium

## Clause 25 PMD-EEE Conformance Test Suite v1.1 Report

---

UNH-IOL — 121 Technology Drive, Suite 2 — Durham, NH 03824 — +1-603-862-0090  
Consortium Manager: Peter Scruton — [pjs@iol.unh.edu](mailto:pjs@iol.unh.edu) — +1-603-862-4534

---

John Vendor  
CompanyCom

10-Feb-2012  
Report Rev. 1.0

Enclosed are the results from the Clause 25 PMD-EEE Conformance testing performed on:

Device Under Test (DUT): CompanyCom DUT 3000  
Hardware Version: Not Available  
Firmware Version: Not Available  
Software Version: Not Available  
Miscellaneous: Port 1 tested  
IOL ID: 123456

The test suite referenced in this report is available at the UNH-IOL website:

[ftp://ftp.iol.unh.edu/pub/ethernet/test\\_suites/CL25\\_PMD/CL25\\_PMD\\_EEE\\_v1.1.pdf](ftp://ftp.iol.unh.edu/pub/ethernet/test_suites/CL25_PMD/CL25_PMD_EEE_v1.1.pdf)

The Following Tests Were Either Not Performed Or Have Additional Comments	
25.1.5 – Transmit Wake Time	These tests were not run as they have not been implemented.
25.2.1 – Adaptive Equalization with Fast Wakeup	
25.2.2 – Clock Tolerance	
25.2.3 – Long Term Frequency Stability	

For specific details regarding issues please see the corresponding test result.

Testing Completed 02/10/2012  
Joe Tester  
[joe@iol.unh.edu](mailto:joe@iol.unh.edu)

Review Completed 02/10/2012  
John Q. Reviewer  
[johnqreviewer@iol.unh.edu](mailto:johnqreviewer@iol.unh.edu)

## Digital Signature Information

This document was created using an Adobe digital signature. A digital signature helps to ensure the authenticity of the document, but only in this digital format. For information on how to verify this document's integrity proceed to the following site:

<http://www.iol.unh.edu/certifyDoc>

If the document status still indicates "Validity of author NOT confirmed", then please contact the UNH-IOL to confirm the document's authenticity. To further validate the certificate integrity, Adobe 6.0 should report the following fingerprint information:

MD5 Fingerprint: B4 7E 04 FE E8 37 D4 D2 1A EA 93 7E 00 36 11 F3  
SHA-1 Fingerprint: 50 E2 CB 10 21 32 33 56 4A FC 10 4F AD 24 6D B3 05 22 7C C0

**Table 1: Hardware Information**

<b>100BASE-Tx PHY</b>	
Manufacturer	Not Available
Model	Not Available
Version	Not Available
<b>Magnetics</b>	
Manufacturer	Not Available
Model	Not Available
Version	Not Available
<b>Test System Hardware</b>	
Real-time DSO	TEKTRONIX,TDS7104,B041940,CF:91.1CT FV:2.5.5
Arbitrary Waveform Generator	SONY/TEK,AWG2041,0,CF:91.1CT FV:1.26

## Revision History

The following table contains a revision history for this report:

<b>Rev</b>	<b>Comments</b>
1.0	Initial release

## Test Setup

All tests in this report were performed using the test setup specified in the 100BASE-TX PMD-EEE Test Suite in the Test Setup section of each test.

## Report Key

[Table 1](#) contains setup and configuration information for the Device Under Test (DUT), as well as the test system hardware. A best effort is made to record as much information as possible about the DUT, including hardware, software, and firmware versions, in addition to specific information regarding PHY IC and magnetics packages. The test system hardware information fields display the GPIB device identification strings for each piece of system hardware. These identifiers generally include the manufacturer, model number, serial number, and firmware revision information for the particular piece of equipment, however the amount of detail can vary depending on the instrument.

[Table 2](#) summarizes the electrical conformance requirements and results, listed by IOL test number. A brief description is given for each parameter, along with the range of conformant values and the values measured during testing. There is also a convenient link to the figure that is relevant to the specific test. (Complete test descriptions can be found in the 100BASE-TX PMD-EEE test suite).

[Table 3](#) summarizes the packet-based receiver testing conformance requirements and results, listed by IOL test number.

The remainder of the report contains graphical supplements to the tabulated results. Most of these supplements are informative, and are included to provide insight into the measurement methodologies used to generate the numerical results. A brief explanation of each figure is provided here:

[Figure 1](#) contains the MLT-3 eye pattern for the DUT. It is a persistence waveform generated in MATLAB from the actual waveform data acquired during the jitter test. It is shown along with the eye mask specified in ANSI-X3.263. It should be noted that the eye mask is considered informative by ANSI-X3.263, and no part of the eye pattern or mask is used for generating numerical results. It is intended to serve as a ‘feel good’ measure to show overall signal shape.

[Figure 2](#) contains statistical information pertaining to jitter. During the jitter measurement, sufficient timing information is gathered such that the timing error on each edge of the reference pattern waveform is observed for a minimum of 6107 observations, which translates to 100ms. The max, min, mean, and sigma values are tracked for each edge of the reference pattern. Figure 2 shows the final values of the mean timing error per edge of the reference pattern. The peak-to-peak value of this distribution is taken to be the Deterministic Jitter (DJ) component, and is ultimately combined with the Random Jitter (RJ) component (discussed below) to determine the peak-to-peak Total Jitter (TJ). The numerical value of the peak-to-peak DJ is displayed in the plot legend.

[Figure 3](#) is similar to Figure 2, however this figure shows the final sigma values for the jitter on each edge of the reference pattern. This information relates to the amount of Random Jitter (RJ) present in the signal. If RJ is modeled as a purely Gaussian phenomenon, and DJ is modeled as a pair of delta functions (as is the case in the simplest jitter models, such as the one presented in Appendix 25.B of the Test Suite), all edges, in theory, would be equally impacted by the effects of RJ, resulting in the same sigma value being observed for every edge. Because real-world jitter does not perfectly adhere to the dual-Dirac jitter model (particularly in the case of DJ, which can often be multi-modal), the sigma distribution generally tends to span some range (although the distribution shown in Figure 3 generally appears to be fairly uniform). Thus, the question arises as to which sigma value to use when computing the Total Jitter computation. Since true RJ should affect all edges equally, the smallest sigma value is chosen, as its value is effectively contained in every edge of the pattern. Figure 3 shows a vertical red line at the location of the minimum sigma value, and also displays the sigma value itself in the plot legend. The peak-to-peak Total Jitter reported in the table of results is then computed as the sum of the peak-to-peak DJ from Figure 2, plus 10 times the sigma value shown in Figure 3. The 10x multiplier corresponds to +/- 5 standard deviations, which corresponds to a BER of approximately  $1E-7$ .

[Figure 4](#) (informative) shows another statistical view of jitter through a combined DJ/TJ histogram. In addition to accumulating the max, min, mean, and sigma values, and additional array is accumulated during the jitter


test, which contains all of the timing error values for all observed edges. The histogram of this array produces the Total Jitter histogram shown in blue in Figure 4. Histogramming the DJ values of Figure 2 with the same bin values as the TJ histogram generates the DJ histogram, shown as a red stem plot in Figure 4. In theory, the convolution of the DJ stem plot with a Gaussian having sigma equal to the value obtained from Figure 3 should produce the blue Total Jitter histogram of Figure 4. The DJ histogram is represented as a stem plot purely for visualization purposes, and helps in visually ‘extracting’ the DJ distribution from the blue Total Jitter histogram.

[Figure 5](#) (informative) shows yet another view of jitter, namely in the frequency domain. For a single 8188-UI-long block of waveform data, one can construct a ‘jitter waveform’ by plotting the timing error on each edge versus the UI offset for that edge. The magnitude of the FFT of this waveform produces the power spectrum shown in Figure 5. In theory, the ‘noise floor’ of this spectrum corresponds to RJ, while prominent spikes are attributable to DJ. Because the spectrum shown in Figure 5 is generated using only a single block of data (i.e., no averaging applied), the spectrum is only a rough estimate, however it is usually sufficient to reveal large DJ spikes which are often prevalent at the harmonics of the base oscillator frequency of the transmitter IC.

[Figure 6](#) shows a sample capture of the Sleep signaling when measuring Sleep time.

[Figure 7](#) shows a sample capture of the Quiet period between Refresh signaling.

[Figure 8](#) shows a sample capture of the Refresh signaling when measuring Refresh time.



**Table 2: Summary of Electrical Requirements and Results**

Parameter	Min	Max	Min (measured)	Max (measured)	Units	Figure
<b>25.1.1 – Transmitter Timing Jitter</b>						
Peak-to-peak total jitter (TJ)	N/A	1.4	N/A	0.66	ns	<a href="#">1,2,3,4,5</a>
<b>25.1.2 – Sleep Time</b>						
Sleep signal time	200	220	209.86	209.88	us	<a href="#">6</a>
<b>25.1.3 – Quiet Time</b>						
Time between Sleep and Refresh	20	22	21.00	21.00	ms	<a href="#">7</a>
<b>25.1.4 – Refresh Time</b>						
Refresh signal time	200	220	209.80	210.04	us	<a href="#">8</a>
<b>25.1.5 – Transmit Wake Time</b>						
Amount of time IDLE is transmitted before a frame	25	Inf	N/A*	N/A*	us	

\*This test is currently in development.

**Table 3: Summary of Packet-based Receiver Testing Requirements and Results**

Test Parameter	
<b>25.2.1 – Adaptive Equalization with Fast Wakeup</b>	
<b>Requirements</b>	The receiver shall maintain a bit error rate better than $10^{-8}$ over test channels representing 20% to 100% (20% increments) of the worst-case cable attenuation while operating in Energy Efficient Ethernet mode. This implies that no more than 7 out of 500,000 64-byte packets may be received in error.
<b>Results:</b>	N/A*
	*This test is currently in development.
<b>25.2.2 – Clock Tolerance</b>	
<b>Requirements</b>	The receiver shall maintain a bit error rate better than $10^{-8}$ while tracking a varying clock source over test channels representing 0%, 75%, and 100% of the worst-case cable attenuation. This implies that no more than 7 out of 20,000 1,518-byte packets may be received in error.
<b>Results:</b>	N/A*
	*This test is currently in development.
<b>25.2.3 – Long Term Frequency Stability</b>	
<b>Requirements</b>	The receiver shall maintain a bit error rate better than $10^{-8}$ while operating in Low Power Idle mode for extended periods of time over test channels representing 75% and 100% of the worst-case cable attenuation. This implies that no more than 7 out of 500,000 64-byte packets may be received in error.
<b>Results:</b>	N/A*
	*This test is currently in development.

